$Lab\ 2-Worksheet$

- 1. Draw the truth table for the equation -Y = A'B + BC + CD.
- 2. Describe the circuit using VHDL and simulate it. (Hint: take the files and projects developed in the lab manual and modify it according to the new equation.
- 3. Simulate the new design and check it against the truth table from the first question.