Modern Digital Design

Tools:

• Design Hierarchy
• Top-down Design
• CAD (Computer Aided Design) Tools
• HDLs (HW Description Languages)
• Logic Synthesis
Logic Circuits

Two kinds of circuits: combinational or sequential.

Combinational

- Outputs determined by Inputs
- Specified by boolean equations.
- memory-less

Sequential

- Store bit values
- Outputs determined by inputs and stored values
- Past inputs as well as current determine behavior
Combinational Circuits

- $n$ inputs variables, $2^n$ possible input combinations
- 1 output for each input combination
- Described by a Truth Table or Boolean Equation

\[ \text{Combinational Circuit} \]
\[ n \text{ inputs} \rightarrow \text{Combinational Circuit} \rightarrow m \text{ outputs} \]
How do we design these things?

• Circuits are specified by symbols showing inputs/outputs

• All of these elements are decomposable

• Circuit $\rightarrow$ gates $\rightarrow$ transistors $\rightarrow$ silicon, dopants, etc...

• VLSI Systems have 10-100s of millions of gates.
Example

1971 - Intel 4004 – 2000 transistors
Example

2006 - Intel Core 2 Quadro – 291 million transistors
Design Hierarchy

• Design complexity requires a divide and conquer approach

• Circuit $\rightarrow$ blocks

• Each block is a distinct function

• Blocks are interconnected.

• Complex blocks are broken down into simpler blocks.

• Blocks are combined to form a system.
Design Hierarchy

- 9-Input odd function
- 3-input odd function
- 3-input odd function
- 3-input odd function
- 3-input odd function
- 3-input odd function

Diagram showing the hierarchical design of odd functions.
Design Hierarchy

• Functions are built up of smaller blocks

• *Leaves* make up the lowest – the smallest object in the hierarchy

• Blocks can be reused to more efficient and quickly create larger structures

• Testing all of the inputs of the smaller blocks, ensures that you have an expectation of behavior when combined into larger blocks.

• However, no guarantee...
Top-Down Design

• Ideally, designs are created in a top-down fashion.

• Specifications for a design are created in a HDL

• High-level parts of the design are divided into blocks

• HDL descriptions are created for each and every block and function.
Example

1971 - Intel 4004 – 2000 transistors
Computer Aided Design

• Schematic Capture (Drawing circuits and blocks from primitives)

• Logic Simulators (like ModelSim) allow for functional and timing verification

• Logic Synthesis tools (Synplicity, XST in Xilinx ISE, etc) take the primitive blocks and convert them into usable hardware.
Hardware Description Languages

- VHDL and Verilog (SystemC, HandelC, ...)
- Include structural and behavioral descriptions
- HDLs allow for simulation and synthesis
- The structural allows for top-down and hierarchical design
VHDL

VHDL - Very High Speed Integrated Circuit Hardware Description Language

VHDL is the standard way for describing circuits, either programmable or fixed logic.

You are able to describe the circuit you want, test its behavior, and then synthesize this to the implementation technology of your choice. (Well, there are lots of caveats, ...)
Basic VHDL building Blocks

Consider the following circuit:

--- ENTITY
entity few_gates is
port(
  a : in std_logic;
  b : in std_logic;
  c : in std_logic;
  y : out std_logic
);
end fewgates;

--- ARCHITECTURE
architecture behavior of fewgates is
signal sig1 : std_logic;
begins
  process(a,b,c)
  begin
    sig1 <= (not a) and (not b);
y <= c or sig1;
  end process;
end behavior;
Consider the following circuit:

\[
\begin{array}{c}
\text{A} \\
\text{B} \\
\text{C} \\
\text{Y}
\end{array}
\]

\[
\begin{array}{c}
\text{C} \\
\text{sig1}
\end{array}
\]

--- ENTITY

entity few_gates is
  port(
    a : in std_logic;
    b : in std_logic;
    c : in std_logic;
    y : out std_logic
  );
end fewgates;

--- ARCHITECTURE

architecture behavior of fewgates is
  signal sig1 : std_logic;
  begin
    sig1 <= (not a) and (not b);
    y <= c or sig1;
  end behavior;
Review ISA.vhd

Use editor...
When simulating ...

- Analysis – syntax and semantics.
- Elaboration – builds blocks
- Initialization – sets variables and default values
- Simulation – executes simulation model
Testbenches

- Special HDL structure for testing inputs and outputs.
- Powerful repeatable form of test
- Testbenches can be used to test multiple levels of the top down process
Logic Synthesis

High-Level Flow

- HDL description of Circuit
- Electronic, Speed, and Area constraints
- Technology Library
- Translation
- Intermediate Representation
- Preoptimization
- Optimization
- Technology Mapping
- Netlist
Design Procedure

- Specification

- Formulation - create truth table or boolean equations.

- Optimization - reduce requirements to achieve goal

- Technology Mapping - transform logic diagram to a new diagram or netlist using available technology

- Verification - check the correctness of the final design
Create a BCD to Excess-3 Code Converter.

The excess-3 code is a decimal digit plus three converted into binary. 0 is 0011, 1 is 0100, etc.

So, let’s create a truth table....
## Formulation – Truth table

<table>
<thead>
<tr>
<th>Decimal Digit</th>
<th>Input BCD</th>
<th>Output Excess-3</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>A B C D</td>
<td>W X Y Z</td>
</tr>
<tr>
<td>0</td>
<td>0 0 0 0</td>
<td>0 0 1 1</td>
</tr>
<tr>
<td>1</td>
<td>0 0 0 1</td>
<td>0 1 0 0</td>
</tr>
<tr>
<td>2</td>
<td>0 0 1 0</td>
<td>0 1 0 1</td>
</tr>
<tr>
<td>3</td>
<td>0 0 1 1</td>
<td>0 1 1 0</td>
</tr>
<tr>
<td>4</td>
<td>0 1 0 0</td>
<td>0 1 1 1</td>
</tr>
<tr>
<td>5</td>
<td>0 1 0 1</td>
<td>1 0 0 0</td>
</tr>
<tr>
<td>6</td>
<td>0 1 1 0</td>
<td>1 0 0 1</td>
</tr>
<tr>
<td>7</td>
<td>0 1 1 1</td>
<td>1 0 1 0</td>
</tr>
<tr>
<td>8</td>
<td>1 0 0 0</td>
<td>1 0 1 1</td>
</tr>
<tr>
<td>9</td>
<td>1 0 0 1</td>
<td>1 1 0 0</td>
</tr>
</tbody>
</table>
Formulation

Since we are using BCD input, there are inputs for A, B, C, and D, that we don’t care about. e.g. 10-15 (1010 – 1111).

We can put don't cares (X's) in our K-maps and use the to reduce the required inputs.
Optimization

\[ W = A + BC + BD \]
\[ X = B'C + B'D + BC'D' \]
\[ Y = CD + C'D' \]
\[ Z = D' \]
Multi-level Optimization

\[ T_1 = C + D \]

\[ W = A + B T_1 \]

\[ X = B' T_1 + BC'D' \]

\[ Y = CD + C'D' \]

\[ Z = D' \]