State Graphs FSMs

Binary Counter State Graph



State graphs are graphical representations of TT's

They contain the same information: no more, no less

ECE 238L

18 STATEGRAPHS/FSM © 2006 Page 2

Design Procedure Using State Graphs

- 1. Draw the state graph
- 2. Create an equivalent transition table
- 3. If transition table contains input don't cares,
 - unfold it to a full transition table
- 4. Complete the design using KMaps, gates, FF's

State Graphs With Moore Outputs



Write the output next to the states it is asserted in... Underline it to make it more clear

ECE 238L

18 STATEGRAPHS/FSM © 2006 Page 4

Another SG With A Moore Output



State Graphs and Mealy Outputs



Mealy output is associated with an arc in SG

ECE 238L

18 STATEGRAPHS/FSM © 2006 Page 6

Properly Formed State Graphs

• A properly formed state graph is both:

<u>Complete</u>

and

<u>Conflict-free</u>

An Incomplete State Graph

• This SG is incomplete. Can you see why?



18 STATEGRAPHS/FSM © 2006 Page 8

An Incomplete State Graph

• This SG is incomplete. Can you see why?



18 STATEGRAPHS/FSM © 2006 Page 9

Complete State Graphs

- For a SG to be complete:
 - Paths leaving each state must cover all cases
- To check:
 - OR together conditions on all arcs leaving a given state
 - If result = '1', state is complete
 - If result \neq '1', state is incomplete



Alternate Check for Completeness

 Full transition table (no input don't cares) should have 2ⁿ rows where:

n = (#inputs + #state variables)



ECE 238L

Additional Completeness Considerations

- If some input combination will never occur
 - Don't need to enforce completeness



What about the case of CLR•INC?

If INC=CLR='1' will *never* occur, this incomplete state is OK

ECE 238L

18 STATEGRAPHS/FSM © 2006 Page 13

• This SG has a conflict, can you find it?



18 STATEGRAPHS/FSM © 2006 Page 14

• This SG has a conflict, can you find it?



• This SG has a conflict, can you find it?



• The corresponding transition table has a problem as well...



The corresponding transition table has a problem as well...



Page 18

Conflict-Free State Graphs

- For a State Graph to not have conflicts:
 - Paths leaving each state must not conflict with one another
- To check:
 - For each pair of arcs leaving a given state, AND together their conditions
 - If result = '0', arcs have no conflict
 - If result \neq '0', arcs have a conflict



Alternate Check for Conflicts

 Full transition table (no input don't cares) CLR INC Q1 Q0 N1 N0 should have 2n rows where: n = (#inputs + #state variables)

This has 18 rows, something is wrong...

n

Additional Conflict Considerations

- If some input combination will never occur
 - Don't need to worry about conflicts



If INC=CLR='1' will *never* occur, the conflict shown here is OK. But, you will have to make a decision on how to write the TT

ECE 238L

Summary - Properly Formed State Graphs

- A properly formed state graph is both
 - Complete
 - Conflict-free
- Perform tests to ensure you have covered all the cases once and only once



INC Q1 Q0 N1 N0

- A state graph is simply a graphical way of writing a Transition Table
 - No additional information
- You should be adept at converting between them
- Design is always done from TT to KMaps to gates/FF's

Finite State Machines

State Machine Concepts

- State, current state, next state, state registers
- IFL, OFL, Moore outputs, Mealy outputs
- Transition tables
 - With output don't cares (X's)
 - With input don't cares (-'s)
- State graphs
 - And their correspondence to TT's

Counters as State Machines

- A counter *is* a state machine
 - Where the state encodings are significant



State Machines

- A state machine is a sequential circuit which progresses through a series of states in reponse to inputs
 - The output values are usually significant
 - The state encodings are usually not significant
 - Unlike with counters

State Encodings

- In this machine, the state encodings don't matter
- The output values do...





- 1) FSM receives inputs from copier
- 2) FSM generates control outputs in response
- 3) States help it remember where it is in the copy process...



Because the encodings don't matter, we will use symbolic state names

What does this machine do?



It is a sequence detector.

It has 1 input: 'Xin' and one output: 'Z'

It detects the sequence 0..1..1 on the input. When detected, output 'Z' is asserted.

ECE 238L

18 STATEGRAPHS/FSM © 2006 Page 32



As long as Xin=1, we stay in state S0

1..1..1..1..





As long as Xin=0, we stay in state S1

1..1..1..1..0..0..0..0..



When Xin=1, we go to state S2

1..1..1..1..0..0..0..1..

A Sequence Detector FSM Xin If Xin=1 again, we go to state S3 **S**0 1..1..1..1..0..0..0..0..1..1 Xin' **S**3 **S1** Ζ Xin' Źin SUCCESS! Raise the Z output Xin S2 Źin'



Once we enter state S3, we never leave...



What if we don't see the second Xin=1?

1.1.1.1.0.0.0.0.1.0.

Implementing the Sequence Detector FSM

- 1. Create symbolic Transition Table
- 2. Assign state encoding
- 3. Create conventional Transition Table
- 4. Do standard implementation steps

Xin	CS	NS	Ζ		Xin	Q1	Q0	N1	N0	Ζ
0	S0	S1	0		0	0	0	0	1	0
1	S 0	S0	0		1	0	0	0	0	0
0	S1	S1	0	S0 = 00	0	0	1	0	1	0
1	S1	S2	0	S1 = 01	1	0	1	1	0	0
0	S2	S1	0	S2 = 10	0	1	0	0	1	0
1	S2	S3	0	53 = 11	1	1	0	1	1	0
-	S3	S3	1		-	1	1	1	1	1

Symbolic TT

State Assignment

Conventional TT

ECE 238L

18 STATEGRAPHS/FSM © 2006 Page 40

Sequence Detector Implementation

N1 = Q1•Q0 + Xin•Q1 + Xin•Q0 N0 = Xin' + Q1 Z = Q1•Q0



A Problem With the Sequence Detector

- This FSM only detects first occurrence of 011 on input...
- Here is a timing diagram
 - actual screenshot from a simulation

Name	0	100	200	300	400	500	600	700	800
clk									
Xin	1		0	1	0	0	1	1	1 1
Sreg0	s0		s1	s2	s1		s2	s3	
z									

Improved Sequence Detector

• This starts over each time 011 is detected...



ECE 238L

18 STATEGRAPHS/FSM © 2006 Page 43

Improved Detector Timing Diagram



Z=1 any time state is S3

Looking at Xin, does it look like Z is a cycle late?

Mealy Version of Sequence Detector



Output is asserted *during* the second '1' of the 011 sequence...

Mealy Version Timing Diagram



Note how Mealy output follows input during state S2

Output is a cycle earlier than in Moore machine – it appears in S2 rather than in S3

Simplified Mealy Sequence Detector

- A characteristic of Mealy machines is they often require <u>fewer states</u> than Moore machines
- Here is simplified but equivalent FSM



Example FSM's

Two Car Wash Controllers

Basic Car Wash FSM Operation

- 1. Wait for a token to be inserted
- 2. Reset timer
- 3. Turn on water pump until timer expires
- 4. Start over
- This assumes existence of:
 - Token acceptance mechanism
 - Timer
 - Digitally-controlled water pump

Basic Car Wash FSM SG



TOKE	N TDONE	CS	NS	CLRT	SPRAY									
0	-	S_IDLE	S_IDLE	0	0	-								
1	-	S_IDLE	S_TOKEN	0	0									
-	-	S_TOKEN	S_SPRAY	1	0				01	00	N1	NΟ	CLRT	SPRAY
-	0	S_SPRAY	S_SPRAY	0	1					<u> </u>				
-	1	S_SPRAY	S_IDLE	0	1		0	0	0	0	0	0	0	0
			. —				0	0	1	0	1	0	0	1
							0	0	1	1	X	X	X	X
							0	1	0	0	0	0	0	0
							0	1	0	1	1	0	1	0
							0	1	1	0	0	0	0	1
		•					0	1	1	1	Х	<u>X</u>	<u>X</u>	<u>X</u>
		•					1	0	0	0	0	1	0	0
							1	0	0 1	1	1	0	1	0
TOVEN	TRANE						1	0	1	1	X	X	X	X
IOKEN	IDONE	Q1 Q0	N1 N0 C	LRI SI	PRAY		1	1	0	0	0	1	0	0
0	-	0 0	0 0	0	0		1	1	0	1	1	0	1	0
1	-	00	0 1	0	0		1	1	1	0	0	0	0	1
-	-	01	10	1	0		1	1	1	1	Х	Х	Х	Х
-	0	10	10	0	1									
-	1	10	0 0	0	1									

Basic Car Wash Implementation



This is what you get from a KMap solution

ECE 238L

18 STATEGRAPHS/FSM © 2006 Page 52

Simplified State Graph



Clear timer while waiting for a token and eliminate a state

TOKEN	TDONE	CS	NS	CLRT	SPRAY
0	-	S_IDLE	S_IDLE	1	0
1	-	S_IDLE	S_SPRAY	1	0
-	0	S_SPRAY	S_SPRAY	0	1
-	1	S_SPRAY	S_IDLE	0	1

TDONE'

Simplified Car Wash Implementation

State Encoding: S_IDLE = 0, S_SPRAY = 1

NS = CS'•TOKEN + CS•TDONE' CLRT = CS' SPRAY = CS



A Fancy Car Wash Controller

- Two types of washes:
 - Regular wash (spray only) = 1 token
 - Deluxe wash (spray, soap, spray) = 2 tokens
- Customer:
 - Inserts 1 token and pushes START for Regular
 - Inserts 2 tokens for Deluxe



Enhancements to Fancy Controller







Completeness and Conflict Revisited

- State S1 is a typical problem spot
- Carefully analyze the state graph to ensure no conflicts exist and that all cases covered.

Resetting State Machines

- Ability to reset the FSM is essential for testing most systems
- Always include a reset capability
 - Add CLR signal to state graph
 - Use flip flops with clear inputs
 - Either method will work

Another Example

An Electronic Key Lock

Example: Electronic Key Lock

- 1) There are 10 keypads 0-9
- 2) The unlock sequence is 7..8..9
- 3) When a pad is pushed the signal for that number is asserted
- 4) When any of the keypads are pushed a PUSHED signal is asserted
- 5) If you push a number out of sequence, you get an error indicator and you get to start over
- 6) After three wrong tries, you must wait $\frac{1}{2}$ hr. before trying again
- 7) If you entered the correct sequence, the lock unlocks.
- 8) Once the lock has opened, nothing happens until it is manually locked again.

Inputs: Keypads signals 0-9
PUSHED signal
ECNT3 (error count = 3)
WAITDONE
LOCKED

Outputs: INC CLRTIMER CLRCNTR ERROR UNLOCK





PUSHED 7 8 9 ECNT3 WAITDONE LOCKED STATE NEXTSTATE INC ERROR CLRCNTR CLRTIMER UNLOCK

	0		-	-	-	Α	Α	0	0	0	-	0
	1	0	-	-	-	Α	E	1	0	0	-	0
	1	1	-	-	-	Α	В	0	0	0	-	0
	0		-	-	-	В	В	0	0	0	-	0
	1	- 0 -	-	-	-	В	Е	1	0	0	-	0
	1	- 1 -	-	-	-	В	С	0	0	0	-	0
	0		-	-	-	С	С	0	0	0	-	0
	1	0	-	-	-	С	E	1	0	0	-	0
	1	1	-	-	-	С	D	0	0	-	-	1
	-		-	-	0	D	D	-	0	-	-	0
	-		-	-	1	D	Α	0	0	1	-	0
	-		0	-	-	E	Α	0	1	0	-	0
	-		1	-	-	E	F	-	1	0	1	0
	-		-	0	-	F	F	-	0	0	0	0
	-		-	1	-	F	Α	0	0	1	0	0
FCE 2381										18 STATI	EGRAPHS/FSM	© 2006

Page 66

Now let's expand State A

	100	LOIIIO		LOOKLD		MEXI OTATE					
0	000	0	0	0	Α	Α	0	0	0	-	0
0	000	0	0	1	Α	Α	0	0	0	-	0
0	000	0	1	0	Α	Α	0	0	0	-	0
0	000	0	1	1	Α	Α	0	0	0	-	0
0	000	1	0	0	Α	Α	0	0	0	-	0
0	000	1	0	1	Α	Α	0	0	0	-	0
0	000	1	1	0	Α	Α	0	0	0	-	0
0	000	1	1	1	Α	Α	0	0	0	-	0
0	001	0	0	0	Α	Α	0	0	0	-	0
0	001	0	0	1	Α	Α	0	0	0	-	0
0	001	0	1	0	Α	Α	0	0	0	-	0
0	001	0	1	1	Α	Α	0	0	0	-	0
0	001	1	0	0	Α	Α	0	0	0	-	0
0	001	1	0	1	Α	Α	0	0	0	-	0
0	001	1	1	0	A	Α	0	0	0	-	0

PUSHED 7 8 9 ECNT3 WAITDONE LOCKED STATE NEXTSTATE INC ERROR CLRCNTR CLRTIMER UNLOCK

-

This is going to get ugly fast...

- 7 inputs + 3 state bits = 1024 rows in TT
- Can you do a 10-variable KMap?
- There is a technique called One-Hot state machines we can use instead...