



LC-3 Control and FSM Design





Instruction Fetch

1. Copy PC contents to MAR

$\text{enaPC} = 1$ & $\text{ldMAR} = 1$

2. Perform memory read


$\text{selMDR} = 1$ & $\text{ldMDR} = 1$

Increment PC

$\text{selPC} = 00$ & $\text{ldPC} = 1$

3. Copy memory output register contents to IR

$\text{enaMDR} = 1$ & $\text{ldIR} = 1$




Fetch Control Sequence

Current State		Next State		Outputs							
Q1	Q0	N1	N0	enaPC	ldMAR	selPC	ldPC	selMDR	ldMDR	enaMDR	ldIR
0	0	0	1	1	1	XX	0	X	0	0	0
0	1	1	0	0	0	00	1	1	1	0	0
1	0	1	1	0	0	XX	0	X	0	1	1
1	1	--	--	?	?	??	?	?	?	?	?

The Control Logic


curState	IR[15:12]	IR[11]	nextState	aluControl	SR1	SR2	DR	selPC	selEAB1	selEAB2	enaALU	regWE	enaMARM	selMAR	enaPC	ldPC	ldIR	ldMAR	ldMDR	selMDR	memWE	enaMDR
fetch0	xxxx	x	fetch1	xx	xxx	xxx	xxx	xx	x	xx	0	0	0	x	1	0	0	1	0	x	0	0
fetch1	xxxx	x	fetch2	xx	xxx	xxx	xxx	00	x	xx	0	0	0	x	0	1	0	0	1	1	0	0
fetch2	xxxx	x	decode	xx	xxx	xxx	xxx	xx	x	xx	0	0	0	x	0	0	1	0	0	x	0	1

The Control Logic




LC3-DC

Designing The LC-3 Control




The Von Neumann Model

- Fetch an instruction
 - Execute it
 - Fetch the next instruction
- continue ...



The Fetch Cycle


1. PC $\rightarrow$ MAR
2. PC $\rightarrow$ PC+1,
Mem[MAR] $\rightarrow$ MDR
3. MDR $\rightarrow$ IR




A Note on Timing

◆ In all cases:


- ❑ Buses are driven and muxes are selected *during* a state
- ❑ Registers and memory inputs are latched on the rising clock edge at the end of the state





Memory is being accessed
and generates its output

MDR actually loads on clock edge




MDR output is driven onto bus

IR actually loads on clock edge

A Note on PC Incrementing


- ◆ The approach taken is to *always* increment the PC during the fetch process
 - This assumes that the next instruction to be executed will always be at location PC+1
- ◆ In the case of a branch or jump, the PC will get loaded with a different value during the execution phase of the instruction.

The Decode State




The only state with a conditional branch in the machine...

The Decoder




LEA Instruction


- ◆ Send DR field from IR as address to the register file (a)
- ◆ Add the contents of the PC to the zero extended PCOffset9 from the IR to form the effective address (b)
- ◆ Store the generated address into the DR (c)



The LEA Instruction




- ◆ $R[DR] \leftarrow PC + IR[8:0]$
- ◆ Note that the PC Offset is always a 2's complement (signed) value



LDR Instruction


- ◆ Send BaseR field from IR as address to the register file (a)
- ◆ Add the contents of BaseR to the zero extended offset6 from the IR to form the destination memory address for the STR (b)
- ◆ Store the generated address into the MAR (c)




LDR Instruction

LDR	DR	BaseR	index6
-----	----	-------	--------


- ◆ Send DR field from IR as address to the register file (**d**)
- ◆ Store the contents of memory to the MDR (**e**)
- ◆ Write the contents of the MDR into the DR (**f**)



The LDR Instruction




- ◆ $MAR \leftarrow R[BaseR] + offset6$
- ◆ $MDR \leftarrow Mem[MAR]$
- ◆ $R[DR] \leftarrow MDR$




LDI Instruction

- ◆ Add the contents of the PC to the sign extended PCOffset9 from the IR to form the source memory address for the LDI (a)
- ◆ Store the generated address into the MAR (b)
- ◆ Load the memory contents into the MDR (c)
- ◆ Load the contents of the MDR into the MAR (d)




LDI Instruction


- ◆ Load the memory contents into the MDR (**e**)
- ◆ Load the contents of the MDR into the DR (**f**)



The LDI Instruction




- ◆ $MAR \leftarrow PC + IR[8:0]$
- ◆ $MDR \leftarrow Mem[MAR]$
- ◆ $MAR \leftarrow MDR$
- ◆ $MDR \leftarrow Mem[MAR]$
- ◆ $R[DR] \leftarrow MDR$




STR Instruction

- ◆ Send BaseR field from IR as address to the register file (a)
- ◆ Add the contents of BaseR to the zero extended offset6 from the IR to form the destination memory address for the STR (b)
- ◆ Store the generated address into the MAR (c)




STR Instruction


- ◆ Send SR field from IR as address to the register file (**d**)
- ◆ Store the contents of SR to the MDR (**e**)
- ◆ Perform the memory write (**f**)



The STR Instruction




- ◆ $MAR \leftarrow R[BaseR] + offset$
- ◆ $MDR \leftarrow R[SR]$
- ◆ Write memory




STI Instruction

- ◆ Add the contents of the PC to the sign extended PCOffset9 from the IR to form the source memory address for the STI (a)
- ◆ Store the generated address into the MAR (b)
- ◆ Load the memory contents into the MDR (c)
- ◆ Load the contents of the MDR into the MAR (d)




STI Instruction


- ◆ Load the contents of the source register into the MDR (e)
- ◆ Load the contents of the MDR into the DR (f)



The STI Instruction




- ◆ $MAR \leftarrow PC + IR[8:0]$
- ◆ $MDR \leftarrow M[MAR]$
- ◆ $MAR \leftarrow MDR$
- ◆ $MDR \leftarrow R[SR]$
- ◆ Write memory




JSRR Instruction

JSRR	0	00	BaseR	000000
------	---	----	-------	--------


- ◆ Load the contents of the PC into R7 (**a**)
- ◆ Load the contents of the base address register into the PC (**b**)




The JSRR Instruction



- ◆ Note: Same opcode as JSR! (determined by IR bit 11)
- ◆ $R7 \leftarrow PC$
- ◆ $PC \leftarrow R[\text{BaseR}]$




The BR Instruction



- ◆ Simply check NZP flags with nzp from instruction to decide whether to ldPC or not
- ◆ Method 1: Could bring nzp flags into FSM as inputs and put comparison into state table... Bad idea
- ◆ Method 2: Do comparison with some external gates and bring single-bit input into FSM... Good idea

The BR Instruction



Take the branch = $(n \cdot N) + (z \cdot Z) + (p \cdot P)$

1 Bit Condition Code Registers