Midterm 2 - Review




LATCH

Storage Bi-stability Latches


Sequential Circuits

- The output of a Combinatorial Circuit depends only on the <u>current</u> inputs
- The output of a Sequential Circuit can remember something about the <u>past</u>

Bi-Stability = Key to Memory



This is a stable state it will sit like this forever







This is also a stable state it will sit like this forever

There are 2 stable states a bi-stable circuit...

SR Latch - A Bi-Stable Circuit




This is a stable state it will sit like this forever




This is also a stable state it will sit like this forever

SR Latch Transition Table



S	R	Q	Q+	
0	0	0	0	No change
0	0	1	1	No change
0	1	0	0	Reset it
0	1	1	0	Reset II
1	0	0	1	Set it
1	0	1	1	Sern
1	1	0	N/A	
1	1	1	N/A	


Symbology



GLATCH

Gated Latches

The Gated SR Latch




When GATE='0' ⇔ GR=GS='0' ⇔ latch cannot be modified

When GATE='1' ⇔ GR=R, GS=S ⇔ works like an SR latch


The GATE signal allows us to control *when* the latch will be loaded with a new value

Gated SR Latch

- Sometimes known as a *loadable SR latch*
 - Can be *loaded* with new value



The Gated D Latch





When $GATE='1' \Leftrightarrow Q$ follows D (storage) When $GATE='0' \Leftrightarrow Q$ retains old value (retention)

Gated D Latches

- Sometimes called a *transparent* latch
 - When GATE='1':
 - Q follows D
 - D is reflected on Q output
- Allows us to control *when* to store new data into latch
 - D = data to be stored
 - GATE = control signal

Symbology






MSFF

Master/Slave Flip Flops

A Master/Slave Flip Flop (D Type)

Gated D latch(master)

Gated D latch (slave)



Either:

The master is loading (the master in *on*) or


The slave is loading (the slave is on)

But never both at the same time ...

Alternative Flip Flops


T JK

Toggle Flip Flop



Clock edge is <u>assumed</u> in this transition table...

JK Flip Flop



J	Κ	Q	Q+				
0	0	0	0	No Chango			
0	0	1	1	No Change			
0	1	0	0	Reset			
0	1	1	0				
1	0	0	1	Set			
1	0	1	1				
1	1	0	1	Togglo			
1	1	1	0	Toggle			

Kind of a cross between a SR FF and a T FF


 $\mathbf{Q} + = \mathbf{K}' \bullet \mathbf{Q} + \mathbf{J} \bullet \mathbf{Q}'$

Why Alternative FF's?

- With discrete parts (TTL family)
 - JK or TFF's could reduce gate count for the input forming logic
 - Extensively used
- With VLSI IC's and FPGA's
 - JK or TFF's must be built from DFF+gates
 - Larger, slower than a DFF
 - Not used

Flip Flops With Additional Control Inputs


What is this?



A falling edge triggered, D-type FF with enable

Master only loads when CLK=Enable='1'


What is this?



A falling edge triggered, D-type FF with an <u>asynchronous</u> set

If Set=1 then Q=>1, regardless of CLK or D

What is this?



A falling edge triggered, D-type FF with a <u>synchronous</u> set If Set=1 then Q=>1 on the next falling edge of the clock, regardless of D


Flip Flops With Additional Control Inputs

- A variety of FF's have been made over the years
- They contain combinations of these inputs:
 - Enable
 - Set
 - Reset
- The Set and Reset can be either:
 - Asynchronous (independent of CLK)
 - Synchronous (work only on CLK edge)

Flip Flop Timing Characteristics




Clock-to-Q Time $(t_{CLK} \rightarrow Q)$




The output does not change instantaneously...

Setup Time (t_{setup}) D Q Q' CLK $t_{setup} = t_{NOT} + t_{AND} + 2 \times t_{NOR}$

The input has to get there early enough to set the master latch before the clock turns off...




Falling Edge Hold Time (t_{hold})



CLK


t_{hold} = Ons (AND gates turn off immediately)

You have to keep the old D value there until the AND gates are shut <u>off</u>... (but no longer)




You have to keep the old D value there until the AND gates are shut <u>off</u>...


Timing of a Synchronous System




Example of a Synchronous System



General Sequential Systems



A Sequential Counter



The current state loads the next state values in response to the clock edge.

IFL reacts after some gate delays to produce a new next state.

Transition Table for 2-Bit Counter

O una set	Current					
Current			State		State	
State	State		Q1	Q0	N1	N0
00	01		0	0	0	1
01	10		0	1	1	0
10	11		1	0	1	1
11	00		1	1	0	0


It is the truth table for the input forming logic...

It describes what the *next state* values are as a function of the *current state* (clock is assumed)

General Counter Design Procedure


- Write transition table for counter
 - Use X's as appropriate
- Reduce each Nx variable to an equation
- Implement input forming logic (IFL) using gates
- Draw schematic using FF's + IFL

Counters With Outputs



Outputs = f(CurrentState)

Combined Transition Table




Z = Q2'Q1'Q0' + Q2'Q1Q0 + Q2Q1Q0'

(implement OFL with gates)

State Graphs


Binary Counter State Graph



State graphs are graphical representations of TT's

They contain the same information: no more, no less

State Graphs for Counters With Inputs




INC controls whether transition is taken or not...

INC	Q1	Q0	N1	N0
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	1	1
1	0	0	0	1
1	0	1	1	0
1	1	0	1	1
1	1	1	0	0

There is a one-to-one correspondence between the rows of the TT and the arcs in the SG

Transition Table Simplification



Simplified Transition Tables With Input Don't Cares


- Contain <u>exactly</u> same information as original
 - Shorthand way of writing
- Should be able to easily convert back/forth

Design Procedure Using State Graphs

- 1. Draw the state graph
- 2. Create an equivalent transition table
- 3. If transition table contains input don't cares,
 - unfold it to a full transition table
- 4. Complete the design using KMaps, gates, FF's

Cascaded Counters


A Mod4 Counter With a *Rollover* Signal




ECE238L

Page 46

Cascading 2 Mod4 Counters



3 Digits' Worth



Cascading Counters


- A counter will increment only when
 - The counter below it is at its terminal count and it is being incremented
 - That *is* the definition of the Rollover signal
- Some people try to tie Rollover to the clk input of the next higher counter
 - Bad idea... Very bad idea...
 - Violates our Globally Synchronous policy
 - Doesn't work as intended

Ripple Counters

- When you tie a rollover-like signal to a clock on the next higher digit ripple counter
- A ripple counter is an ASYNCHRONOUS counter
 - Transitions are not all synchronized to the clock
 - Different flip flops change at different times
 - Similar to gated clocks (seen earlier)
- Asynchronous circuits are an advanced topic


Another Common Ripple Counter

Sequence is:




So what is the problem?

Mod4 Counter




A Mod4 Counter


The right way!




A Mod4 Counter



Registers






Could be called a parallel-in/parallel-out register.


Why?

A Shift Register




Called a *serial-in, parallel-out* shift register (SIPO)

SIPO Register (Serial-In/Parallel-Out)



SISO Register (Serial-In/Serial-Out)



Useful for <u>delaying</u> a serial bit-stream some number of cycles...

ECE238L

15 COUNTERS © 2006 Page 59


Gated Clocking

- Different flip flops load at different times
 - A form of *clock skew*
 - Makes doing timing analysis more difficult
 - Can lead to circuits which run more slowly
 - Can lead to circuits which <u>fail</u> at any clock rate

Globally Synchronous Design

- One global clock
- All registers load on that clock's edge
- Control over loading done via input forming logic (IFL)
- Simplifies timing analysis and requirements
- Makes it possible for even novices to design large, functioning circuits
- Multi-clock circuits <> next semester's topic


The Correct Way To Make A Loadable Register (1-Bit)



When LOAD='0', FF loads old value

When LOAD='1', FF loads DIN

A Loadable Parallel-In, Parallel-Out Register



PIPO?


MUX for Register Control

- Loadable register concept can be generalized
 - Provide any combination of inputs to register

Uses of Shift Registers

- Collecting serial input data into a parallel word
- Shifting out bits of a word
- Delaying a serial stream by some # of cycles


A Clearable Counter



From there to here, from here to there, interesting circuits are everywhere...


(when you have a MUX and some flip flops)

An Up/Down Counter




How about an up/down counter + bi-directional shift register design?

Up/Down Counter + Bi-Directional Shift Register



An Accumulator

Values to be added are placed on A input, one per cycle. Register accumulates their sum.



This one loads 0 when CLR='1'

A + 0 + D Q 4 Q CLR CLK


This one loads A when CLR='1'

Both work, they just have different timings...


Register Files

Small memories holding multiple words of data


Typical Register File



Building a Register File



Multi-Ported Register File



Memories vs. Register Files

- Random Access Memory (RAM) is similar to a register file
 - Stores many multi-bit words for reading/writing
- RAM usually only single-ported
- RAM usually much, much larger
 - Mbytes instead of bytes
- RAM implementation *conceptually* the same as register file
 - Transistor-level implementation different due to size/usage characteristics
- RAM design beyond the scope of this class

Finite State Machines

State Machine Concepts

- State, current state, next state, state registers
- IFL, OFL, Moore outputs, Mealy outputs
- Transition tables
 - With output don't cares (X's)
 - With input don't cares (-'s)
- State graphs
 - And their correspondence to TT's

State Machines

- A state machine is a sequential circuit which progresses through a series of states in reponse to inputs
 - The output values are usually significant
 - The state encodings are usually not significant
 - Unlike with counters


Implementing the Sequence Detector **FSM**

- Create symbolic Transition Table 1.
- 2. Assign state encoding
- 3. Create conventional Transition Table
- Do standard implementation steps 4.

Xin CS	NS Z		Xin	Q1	Q0	N1	N0	Ζ
0 S0	S1 0	· · ·	0	0	0	0	1	0
1 S0	S0 0		1	0	0	0	0	0
0 S1	S1 0	50 = 00	0	0	1	0	1	0
1 S1	S2 0	S1 = 01	1	0	1	1	0	0
0 S2	S1 0	S2 = 10	0	1	0	0	1	0
1 S2	S3 0	S3 = 11	1	1	0	1	1	0
- S3	S3 1		-	1	1	1	1	1
Symbolic TT State Assignment		Conventional TT						

Sequence Detector Implementation

N1 = Q1•Q0 + Xin•Q1 + Xin•Q0 N0 = Xin' + Q1 Z = Q1•Q0



© 2006

Resetting State Machines

- Ability to reset the FSM is essential for testing most systems
- Always include a reset capability
 - Add CLR signal to state graph
 - Use flip flops with clear inputs
 - Either method will work

One-Hot Encoded Finite State Machines

One-Hot - Observations

- Choosing a one-hot encoding results in many, many don't cares in transition table
- Minimization results in simpler IFL and OFL
- Can do one-hot design by inspection
 <u>without using transition tables...</u>

Other State Encoding Techniques

- You have learned the 2 extremes
 - Fully encoded (8 states \Leftrightarrow 3 state bits)
 - One-hot encoded (8 states \Leftrightarrow 8 state bits)
- A range of options exist in between
- A good choice of encoding
 - Can minimize IFL and OFL complexity
 - Algorithms have been developed for this...
 - Beyond the scope of this class