


LC3-2

The LC-3 Datapath




Datapath Strategy

- ◆ Take datapath elements one-by-one
- ◆ Determine how each works
- ◆ Clearly identify inputs/outputs and needed control
- ◆ Design the element
- ◆ When all done, doing control is straightforward...
 - Push all the complexity into the datapath that we can



The Bus

- ◆ Four major drivers: MARMux, PC, ALU, MDR
- ◆ It is the means of data transfer between units.



Tri-State Drivers

Bus <= dat when ctl = '1' else
'ZZZZZZZZZZZZZZ';




More Tri-State

◆ Lots of drivers and lots of listeners

- ❑ Only one driver on at any time
- ❑ Is a distributed MUX


Be careful,

if more than one driver is on at once there will be contention on the bus with unpredictable results




Typical Tri-State Drivers

ctl	dat	bus
0	0	Z
0	1	Z
1	0	0
1	1	1



ctl	dat	bus
0	0	0
0	1	1
1	0	Z
1	1	Z



- ◆ An adder, two muxes, and three sign extenders

```

IR[10:0]
Ra[15:0]
PC[15:0]
selEAB1
selEAB2[1:0]
eabOut[15:0]

```




The Effective Address Block

Why are there 3 different sign extenders?



Designing the EAB



The MARMux

- Simply a MUX and a zero extender


- Signals:

IR[7:0]


eabOut[15:0]

selMAR

MARMuxOut[15:0]



Designing the MARMux



- ◆ A register, MUX, and an incrementer

- clk

selPC[1:0]

eabOut[15:0]


IdPC

PCOut[15:0]

Buss[15:0]



Designing the PC



NOTE: be sure your PC initializes to 0 on a global reset

- ◆ Simply a loadable register, loads from bus when enabled for loading

clk

reset


IdIR

Buss[15:0]

IR[15:0]




Designing the IR




The nzp Flags

- ◆ Loadable registers which contain flags.
- ◆ Load on some reg writes
- ◆ Decode bus to determine flag values
- ◆ Signals:

```
clk
reset
flagWE
Buss[15:0]
N
Z
P
```



Designing the nzp Flags



Is it obvious to you that one of N,Z,P is always high while the other two are low?

- ◆ Has 4 functions:
add, and, not, pass

- ◆ One operand always comes from regfile, other from mux

- ◆ Signals:

Rb[15:0]

IR[4:0]

IR[5]

aluControl[1:0]

aluOut[15:0]



The Operate Instructions

ADD

0001	DR	SR1	0	00	SR2
------	----	-----	---	----	-----

 $DR = SR1 + SR2$

ADD

0001	DR	SR1	1	imm5	
------	----	-----	---	------	--

 $DR = SR1 + \text{SIGNEXTEND}(\text{imm5})$

AND

0101	DR	SR1	0	00	SR2
------	----	-----	---	----	-----

 $DR = SR1 \text{ AND } SR2$

AND

0101	DR	SR1	1	imm5	
------	----	-----	---	------	--


 $DR = SR1 \text{ AND } \text{SIGNEXTEND}(\text{imm5})$

NOT

1001	DR	SR	11111		
------	----	----	-------	--	--

 $DR = \text{NOT}(SR1)$

Designing the ALU




The Memory

- Writes on clock edge when **memWE=1**
- Data read from and written to memory is first loaded into the MDR
- The MDRmux controls where data is loaded from
- Signals:

clk
 IdMAR
 IdMDR
 memWE


selMDR
 Buss[15:0]
 mdrOut[15:0]




The Memory

- ◆ Writes on clock edge when **memWE=1**
- ◆ All data written to memory and read from memory passes through the MDR
- ◆ The MDRmux controls where data is loaded from
- ◆ Signals:

clk	memWE
reset	Buss[15:0]
selMDR	mdrOut[15:0]
IdMAR	
IdMDR	



Designing the Memory



- ◆ Triple-ported memory (2 read ports, 1 write port)
- ◆ Synchronous write, asynchronous read
- ◆ Signals:

reset

DR[2:0]

SR1[2:0]

SR2[2:0]

Ra[15:0]

Rb[15:0]

Buss[15:0]



Register File Signals


- ◆ DR is either “111” (subroutine call) or comes from IR(11-9)
- ◆ SR2 is always IR(2-0)
- ◆ SR1 changes depending on the instruction
 - IR(11-9) on STI, ST
 - IR(11-9) in one state associated with STR
 - “111” on RET
 - IR(8-6) otherwise
- ◆ regWE is generated by the control block

LC-3 Instructions


ADD	0001	DR	SR1	0	00	SR2
ADD	0001	DR	SR1	1	imm5	
AND	0101	DR	SR1	0	00	SR2
AND	0101	DR	SR1	1	imm5	
NOT	1001	DR	SR	111111		
BR	0000	n	z	p	PCoffset9	
JMP	1100	0	00	BaseR	000000	
JSR	0100	1	PCoffset11			
JSRR	0100	0	00	BaseR	000000	
RET	1100	0	00	111	000000	

LD	0010	DR	PCoffset9										
LDI	1010	DR	PCoffset9										
LDR	0110	DR	BaseR	offset6									
LEA	1110	DR	PCoffset9										
ST	0011	SR	PCoffset9										
STI	1011	SR	PCoffset9										
STR	0111	SR	BaseR	offset6									
TRAP	1111	0000	trapvect8										
RTI	1000	000000000000											
reserved	1101												

Building the Register File




Building the Register File



Building the Machine

- ◆ Each element of the datapath can be considered independently, designed independently, and debugged independently
- ◆ Once this has been done the control can be easily completed

The LC-3



The LC-3

