
Avoiding Load/Use Hazard


demo-luh.ys 3 0x000: irmovl \$128, %edx W M E W 0x006: irmovl \$3,%ecx M F E W 0x00c: rmmovl %ecx, 0(%edx) D M F E M 0x012: irmovl \$10, %ebx D W E 0x018: mrmovl 0(%edx), %eax # Load %eax W Ε M W bubble 0x01e: addl %ebx, %eax # Use %eax E W M E 0x020: halt M

Can't beat this:

- Stall reading instruction for one cycle
- Can then forward loaded value from memory stage




Detecting Load/Use Hazard



Condition	Trigger
	E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB }

V:2 ECEn-CS 324

Control for Load/Use Hazard



- Stall instructions in fetch and decode stages
- Inject bubble into execute stage

Condition	F	D	E		W
Load/Use Hazard	stall	stall	bubble	normal	normal

V:3 ECEn-CS 324

Branch Misprediction Example


demo-j.ys

```
0x000:
          xorl %eax, %eax
0 \times 002:
          jne t
                               # Not taken
0x007:
          irmovl $1, %eax
                               # Fall through
0x00d:
          nop
0x00e:
          nop
0x00f:
          nop
0x010:
          halt
0x011: t: irmovl $3, %edx
                                 Target (Should not execute)
          irmovl $4, %ecx
                               # Should not execute
0 \times 017:
                               # Should not execute
          irmovl $5, %edx
0x01d:
```

- Should only execute first 7 instructions
- Our branch predictor will mispredict the branch as taken

V:4 ECEn-CS 324

Handling Misprediction



Branch misprediction detected in execute stage


- Instruction at target address is in decode
- Next instruction has been fetched

Recovering

- Detect branch not-taken in execute stage
- On next cycle, replace mispredicted instructions by bubbles
- We're lucky! No side effects have occurred yet

V:5 ECEn-CS 324


Detecting Mispredicted Branch



Condition	Trigger
Mispredicted Branch	E_icode = IJXX & !e_Bch

V:6 ECEn-CS 324

Control for Misprediction



Condition	F	D	E	M	W
Mispredicted Branch	normal	bubble	bubble	normal	normal

V:7 ECEn-CS 324

demo-retb.ys

Return Example

```
0x000:
                                # Initialize stack pointer
           irmovl Stack, %esp
0 \times 006:
                                # Procedure call
          call p
           irmovl $5,%esi
                               # Return point
0x00b:
0 \times 011:
          halt
0x020: .pos 0x20
0x020: p: irmovl $-1, %edi
                                # procedure
0 \times 026:
          ret
          irmovl $1, %eax
                                # Should not be executed
0x027:
          irmovl $2, %ecx
0x02d:
                                # Should not be executed
           irmovl $3, %edx
0x033:
                                # Should not be executed
0x039:
           irmovl $4, %ebx
                                # Should not be executed
      .pos 0x100
0x100:
0x100: Stack:
                                # Stack: Stack pointer
```

- Without special handling we would execute three more instructions after ret before we know return address
- Instead, we'll freeze the pipe when ret is fetched

Correct Return Example

demo-retb

0x026: ret


bubble

bubble

bubble


0x00b: irmovl \$5,%esi # Return

- As ret passes through pipeline, stall at fetch stage
 - While in decode, execute, and memory stage
- Inject bubble into decode stage
- Release stall when ret reaches write-back stage



F valC ←5 rB ←%esi

Detecting Return



Condition	Trigger
Processing ret	IRET in { D_icode, E_icode, M_icode }

V:10 ECEn-CS 324

Control for Return

demo-retb

0x026: ret

bubble

bubble

bubble

0x00b: irmovl \$5,%esi # Return

F	D	E	М	W				
	F	D	E	М	W			
	3 .	F	D	E	М	W	50	
			F	D	E	М	W	
Retu	rn	20	31	F	D	E	М	W

Condition		D	E	M	W
Processing ret	stall	bubble	normal	normal	normal

V:11 ECEn-CS 324

Special Control Cases

Detection


Condition	Trigger
Processing ret	IRET in { D_icode, E_icode, M_icode }
Load/Use Hazard	E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB }
Mispredicted Branch	E_icode = IJXX & !e_Bch

Action (on next cycle)

Condition	F	D		M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Mispredicted Branch	normal	bubble	bubble	normal	normal

V:12 ECEn-CS 324

Implementing Pipeline Control



- Combinational logic generates pipeline control signals
- Action occurs at start of following cycle

V:13 ECEn-CS 324


Initial Version of Pipeline Control

```
bool F stall =
    # Conditions for a load/use hazard
    E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB } | |
    # Stalling at fetch while ret passes through pipeline
     IRET in { D_icode, E_icode, M_icode };
bool D stall =
    # Conditions for a load/use hazard
    E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB };
bool D bubble =
     # Mispredicted branch
     (E_icode == IJXX && !e_Bch) ||
     # Stalling at fetch while ret passes through pipeline
      IRET in { D_icode, E_icode, M_icode };
bool E bubble =
     # Mispredicted branch
     (E icode == IJXX && !e_Bch) ||
     # Load/use hazard
    E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB};
```

How do I know this works?

V:14 ECEn-CS 324

Control Combinations



Special cases that can arise on same clock cycle

Combination A


- Not-taken branch
- ret instruction at branch target

Combination B

- Instruction that reads from memory to %esp
- Followed by ret instruction

V:15 ECEn-CS 324

Control Combination A



Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Mispredicted Branch	normal	bubble	bubble	normal	normal
Combination	stall	bubble	bubble	normal	normal

Predict

PC

M valA

W_valM

- Should handle as mispredicted branch
- Combination will also stall F pipeline register
- But PC selection logic will be using M_valM anyway
- Correct action taken!

V:16 ECEn-CS 324

Control Combination B




Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	bubble + stall	bubble	normal	normal

- Would attempt to bubble and stall pipeline register D
 - Would be signaled by processor as pipeline error
- Combination not handled correctly in authors' initial version
 - But it passed many simulation tests; caught only with systematic analysis

V:17 ECEn-CS 324

Handling Control Combination B



Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	stall	bubble	normal	normal

- Load/use hazard should get priority
- ret instruction should be held in decode stage for additional cycle

V:18 ECEn-CS 324

Corrected Pipeline Control Logic

```
bool D_bubble =
    # Mispredicted branch
    (E_icode == IJXX && !e_Bch) ||
    # Stalling at fetch while ret passes through pipeline
    IRET in { D_icode, E_icode, M_icode }
        # but not condition for a load/use hazard
        && !(E_icode in { IMRMOVL, IPOPL }
              && E_dstM in { d_srcA, d_srcB });
```

Condition		D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	stall	bubble	normal	normal

- Load/use hazard should get priority
- ret instruction should be held in decode stage for additional cycle

V:19 ECEn-CS 324

Performance Metrics

Clock rate

- Measured in Megahertz or Gigahertz
- Function of stage partitioning and circuit design
 - Keep amount of work per stage small

Rate at which instructions executed

- CPI: cycles per instruction
- On average, how many clock cycles does each instruction require?
- Function of pipeline design and benchmark programs
 - E.g., how frequently are branches mispredicted?

V:20 ECEn-CS 324

CPI for PIPE

Ideal CPI = 1.0

- Fetch instruction each clock cycle
- Process new instruction every cycle
 - Although each individual instruction has latency of 5 cycles

Actual CPI > 1.0

Sometimes pipeline stalls, branches are mispredicted

Computing CPI

- C clock cycles
- I instructions executed to completion
- B bubbles injected (C = I + B)

$$CPI = C/I = (I+B)/I = 1.0 + B/I$$

 Factor B/I represents average penalty (per instruction) due to bubbles

V:21 ECEn-CS 324

CPI for PIPE (Cont.)

$$B/I = LP + MP + RP$$

	LP: Penalty due to load/use hazard stalling	Typical Values
--	---	----------------

•	Fraction o	f instructions that are loads	0.2
	Fraction 0	i monuciono mai are maus	

$$\Rightarrow$$
 LP = 0.25 * 0.20 * 1 = 0.05

MP: Penalty due to mispredicted branches

• F	Fraction	of instructions tha	t are cond.	jumps	0.20
-----	----------	---------------------	-------------	-------	------

$$\Rightarrow$$
 MP = 0.20 * 0.40 * 2 = 0.16

RP: Penalty due to ret instructions

•	Fraction o	f instructions that are returns	0.02

$$\Rightarrow$$
 RP = 0.02 * 3 = 0.06

Net effect of penalties 0.05 + 0.16 + 0.06 = 0.27

$$\Rightarrow$$
 CPI = 1.27 (Not bad!)

State-of-the-Art Pipelining

What have we ignored in our Y86 implementation?

- Balancing delay in each stage
 - Which stage is longest, how might we speed it up?
- Handling exceptions
 - When something comes up hardware can't handle, it hands off control to operating system
 - Mechanism essentially the same as that used for interrupts
 - Design to support what software expects (precise exceptions)
 has implications in design of pipeline

V:23 ECEn-CS 324


Fetch Logic Revisited

During Fetch Cycle

- 1. Select PC
- 2. Read bytes from instruction memory
- 3. Examine icode to determine instruction length
- 4. Increment PC


Timing

Steps 2 & 4 require significant amount of time



V:24 ECEn-CS 324


Standard Fetch Timing



- Must Perform Everything in Sequence
- Can't compute incremented PC until know how much to increment it by


V:25 ECEn-CS 324

A Fast PC Increment Circuit



V:26 ECEn-CS 324

Modified Fetch Timing





29-Bit Incrementer

- Acts as soon as PC selected
- Output not needed until final MUX
- Works in parallel with memory read

V:27 ECEn-CS 324

Exceptions

Conditions under which pipeline cannot continue normal operation

Causes

Halt instruction (Current)

Bad address for instruction or data (Previous)

Invalid instruction (Previous)

Pipeline control error (Previous)

Desired Action

- Complete some instructions
 - Either current or previous (depends on exception type)
- Discard others
- Call (transfer control to) exception handler
 - Like an unexpected procedure call

V:28 ECEn-CS 324

Exception Examples

Detect in Fetch Stage

```
jmp $-1  # Invalid jump target

.byte 0xFF  # Invalid instruction code

halt  # Halt instruction
```

Detect in Memory Stage

```
irmovl $100,%eax
rmmovl %eax,0x10000(%eax) # invalid address
```

V:29 ECEn-CS 324

Exceptions in Pipeline Processor #1

```
irmovl $100, %eax
  rmmovl %eax, 0x10000 (%eax) # Invalid address
  nop
  .byte 0xFF
                                  # Invalid instruction code
                                                          Exception detected
                                                 W
0 \times 000: irmovl $100, %eax
                                     D
0x006: rmmovl %eax, 0x10000 (%eax) F
                                             E
                                                 M
                                         D
0x00c: nop
                                                 E
                                             D
0 \times 00 d: .byte 0 \times FF
```

Desired Behavior

demo-exc1.ys

rmmovl should cause exception

V:30 ECEn-CS 324

Exception detected

Exceptions in Pipeline Processor #2

```
# demo-exc2.ys
              xorl %eax, %eax
  0x000:
                                   # Set condition codes
  0 \times 002:
                                   # Not taken
              jne t
              irmovl $1, %eax
  0 \times 007:
              irmovl $2, %edx
  0x00d:
  0x013:
             halt
  0x014: t: .byte 0xFF
                                     Target
                                        E
                                                W
0x000:
          xorl %eax, %eax
                                            E
                                                    W
                                                M
0 \times 002:
           jne t
                                                E
                                                        W
                                                    M
0x014: t: .byte 0xFF
                                            D
                                                            W
                                                        M
0x???: (I'm lost!)
0 \times 007:
           irmovl $1, %eax
                                                                 W
                                                             M
```


Exception detected

Desired Behavior

No exception should occur

V:31 ECEn-CS 324

Maintaining Exception Ordering




- Add exception status field to pipeline registers
- Fetch stage sets to either "AOK," "ADR" (when bad fetch address), or "INS" (illegal instruction)
- Decode & execute pass values through
- Memory either passes through or sets to "ADR"
- Exception triggered only when instruction hits write back

V:32 ECEn-CS 324

Side Effects in Pipeline Processor

```
# demo-exc3.ys
irmovl $100,%eax
rmmovl %eax,0x10000(%eax) # invalid address
addl %eax,%eax # Sets condition codes
```



Desired Behavior

- rmmov1 should cause exception
- No following instruction should change any state

V:33 ECEn-CS 324

Avoiding Side Effects

Presence of Exception Should Disable State Update

- When exception detected in memory stage
 - Disable condition code setting in execute
 - Must happen in same clock cycle
- When exception passes to write-back stage
 - Disable memory write in memory stage
 - Disable condition code setting in execute stage

Implementation in Y86 Tools

- Hardwired into the design of the PIPE simulator
- You don't have to worry about it, can't change it

V:34 ECEn-CS 324

Rest of Exception Handling

Calling Exception Handler

- Push PC onto stack
 - Either PC of faulting instruction or of next instruction
 - Usually pass through pipeline along with exception status
- Jump to handler address
 - Usually fixed address
 - Defined as part of ISA

Implementation

- Critical for real hardware
- Seldom implemented in simulators
 - No OS running to pass control to!

V:35 ECEn-CS 324


State-of-the-Art Pipelining

What else have we ignored?

- More complex instructions: consider FP divide, sqrt
 - Take many cycles to execute
 - Forwarding can't solve hazards: more data stalls
 - Important for compiler to <u>schedule</u> code
- Deeper pipelines to allow faster cycle times
 - Increased penalty on misprediction
 - Increased emphasis on branch prediction
- Actual memory hierarchy issues (will increase CPI)
 - Difficult to complete memory access in one cycle!
 - Possibility of cache misses, TLB misses, page faults
- Superscalar approach: process multiple instructions/cycle
- Dynamic scheduling
 - Scheduling = determining instruction execution order
 - Hardware decides based on data dependencies, resources


V:36 ECEn-CS 324

Modern CPU Design



V:37 ECEn-CS 324

Instruction Control



Grabs Instruction Bytes From Memory

- Based on Current PC + Predicted Targets for Predicted Branches
- Hardware dynamically guesses whether branches taken/not taken and (possibly) branch target

Translates Instructions Into Operations


- Primitive steps required to perform instruction
- Typical instruction requires 1–3 operations

Converts Register References Into Tags

 Abstract identifier linking destination of one operation with sources of later operations

V:38 ECEn-CS 324

ExecutionUnit



- Multiple functional units
 - Each can operate in independently
- Operations execute as soon as operands available
 - Not necessarily in program order
 - Within limits of functional units
- Control logic
 - Ensures behavior equivalent to sequential program execution

V:39 ECEn-CS 324

CPU Capabilities of Pentium III

Multiple Instructions Can Execute in Parallel

- 1 load
- 1 store
- 2 integer (one may be branch)
- 1 FP Addition
- 1 FP Multiplication or Division

Some Instructions Take > 1 Cycle, but Can be Pipelined

Instruction	Latency	Cycles/Issue	
Load / Store	3	1	
Integer Multiply	4	1	
Integer Divide	36	36	
■ Double/Single FP Multiply	5	2	
Double/Single FP Add	3		
Double/Single FP Divide	38	38	

V:40 ECEn-CS 324

PentiumPro Block Diagram

P6 Microarchitecture

- PentiumPro
- Pentium II
- Pentium III

Instr TLB 8K Instruction Cache (32 entry) .128 64 Branch Simple Decoder Target Reorder Buffer Simple Decoder Buffer (40 entries) General Decoder Instruction RAT RRF Uop Sequencer Fetch Unit IN-ORDER SECTION 3 wops-Reservation Station (20 entries) Store Addr Load Addr Integer Store Integer Unit Data Unit Unit Unit Memory Reorder **OUT-OF-ORDER** Buffer (MOB) **EXECUTION ENGINE** 1 load load data 1 store"; Data TLB 8K Dual-Ported Data Cache (64 entry) 64 System Bus Interface L2 Cache Interface -36 addr -64 data -64 data

Microprocessor Report 2/16/95

Pentium Pro Operation

Translates instructions dynamically into "Uops"

- 118 bits wide
- Holds operation, two sources, and destination

Executes Uops with "Out of Order" engine

- Uop executed when
 - Operands available
 - Functional unit available
- Execution controlled by "Reservation Stations"
 - Keeps track of data dependencies between uops
 - Allocates resources

Basic pipeline

	1	2	3	4	5	6	7	8	9	10
ı	Fetch	Fetch	Decode	Decode	Decode	Rename	ROB Rd	Rdy/Sch	Dispatch	Exec

V:42 ECEn-CS 324

Pentium Pro Branch Prediction

Critical to Performance

■ 11-15 cycle penalty for misprediction

Branch Target Buffer

- 512 entries
- 4 bits of history
- Adaptive algorithm
 - Can recognize repeated patterns, e.g., alternating taken-not taken

Handling BTB misses


- Detect in cycle 6
- Predict taken for negative offset, not taken for positive
 - Loops vs. conditionals

V:43 ECEn-CS 324

Example Branch Prediction

Branch History

- Encode information about prior history of each individual branch instruction: store as hash table on instr. address
- Predict whether or not branch will be taken




State Machine

- Each time branch taken, transition to right
- When not taken, transition to left
- Predict branch taken when in state Yes! or Yes?

V:44 ECEn-CS 324


Pentium® 4 CPU Block Diagram



V:45

Pentium 4 Features

Trace Cache



- Replaces traditional instruction cache
- Caches instructions in decoded form

Double-Pumped ALUs

Simple instructions (add) run at 2X clock rate

Very Deep Pipeline

- 20+ cycle branch penalty: enables very high clock rates
- Slower than Pentium III for a given clock rate



V:46 ECEn-CS 324