# University of New Mexico <br> Department of Electrical and Computer Engineering 

## ECE 321 - Electronics I (Fall 2009)

Exam 4

Name: $\qquad$ Date: Dec. 9, 2009

Note: Only calculator, pencils, and pens are allowed.

1. (10 points) Fill in the blank:
(a) In a flip-flop, the time that the input data needs to be stable after the rising edge of the clock is called $\qquad$ .
(b) Contamination delay is $\qquad$ -
(c) An 8-input dynamic logic NAND gate requires $\qquad$ transistors.
(d) NMOS is good in passing $\qquad$ and PMOS is good in passing $\qquad$ .
(e) If the average propagation delay of an inverter is 100 ps , then a ring oscillator of 21 stages of inverter will oscillate at the frequency of $\qquad$ MHz.
2. (20 points) Dynamic logic design problem:
(a) Draw the circuit diagram of a dynamic logic that performs $\boldsymbol{Z}=\overline{\boldsymbol{A + B ( C + D )}}$.
(b) Determine the width of NMOS transistors, such that the worst case $\mathrm{t}_{\mathrm{pHL}}$ delay becomes roughly equivalent to a referenced inverter with $\mathrm{Wn}=1 \mathrm{~m}$ and $\mathrm{W}=2 \mathrm{um}$.
3. (30 points) Consider the following sequential circuit with 4 edge-triggered flip-flops and some logic gates. Assume that $\mathrm{t}_{\mathrm{su}}=3 \mathrm{~ns}, \mathrm{t}_{\text {hold }}=2 \mathrm{~ns}$, and $\mathrm{t}_{\mathrm{c} 2 \mathrm{Q}}=1 \mathrm{~ns}$.
(a) Identify the path with the maximum delay (critical path) on the schematic.
(b) What is the maximum operating frequency of this circuit?
(c) Identify the path with minimum delay on the schematic.
(d) Does this circuit violate the hold time constraint? Why?

4. (40 points) The following circuit is a 4-input dynamic logic.
(a) Identify the logic function for the output $Z$.
(b) What input vector imposes the worst case charge sharing during the evaluation time?
(c) Compute the final voltage at $Z$, if the input vector is $A B C D E=11000$ during evaluation after charge sharing. Assume that $\mathrm{V}_{\mathrm{tn}}=0.4 \mathrm{~V}$.
(d) Determine the width of the PMOS such that the maximum worst case precharge time delay ( 0 to $90 \%$ ) is limited to 250 ps. (The worst case is when all the inputs are at $V_{D D}$ such that all the intermediate capacitors contribute to the delay). Assume that $\mathrm{V}_{\mathrm{DD}}=1.2 \mathrm{~V}, \mathrm{~K}_{\mathrm{p}}^{\prime}=50 \mathrm{uA} / \mathrm{V}^{2}$, and $\mathrm{V}_{\mathrm{tp}}=-0.5 \mathrm{~V}$ in the 100 nm technology node. For simplicity assume that the PMOS will stay in saturation during the transition.

5. (10 bonus points) The following are bonus questions:
(a) In problem 3, how do you modify the circuit to avoid the hold time violation without any penalty on the operating frequency? ( 5 bonus credit)
(b) Leakage current is another problem for dynamic logics. If $I_{\text {off }}$ is 100 pA for each NMOS in problem 4, which input vectors give the maximum leakage? How much is the maximum leakage? ( 5 bonus credit)
