


**ECE 321L – Electronics I (Fall 2023)**


**Bonus Homework**

*Due in class: Wednesday December 6, 2023*



- Assume that we have an inverter with  $V_{DD}=1.5\text{ V}$ ,  $K'_n=100\text{ }\mu\text{A/V}^2$ ,  $V_{tn}=0.4\text{ V}$ ,  $\lambda_n=0.1\text{ V}^{-1}$ ,  $(W/L)_n=10$ ,  $K'_p=60\text{ }\mu\text{A/V}^2$ ,  $V_{tp}=-0.4\text{ V}$ ,  $\lambda_p=0.2\text{ V}^{-1}$ ,  $(W/L)_p=17$ . Find  $R_{out}$ .  
 Hint: connect a test capacitor of 100fF to the gate, calculate the LH propagation delay ( $t_{pLH}$ ) using average current technique, then equate the propagation delay to a simple RC network and find  $R_{out}$ . This will effectively be  $R_{out(LH)}$ .
  
- We plan to use the inverter of problem 1 in the following circuit. Use Elmore technique to compute the time constant and LH propagation delay ( $t_{pLH}$ ) of the network from the gate input to node 5.



3. During the evaluate phase,  $V_A = V_B = 2\text{ V}$ , and  $V_C = 0\text{ V}$ . Use the charge sharing method, compute the final voltages at the  $V_{out}$  and 20 fF and 8 fF capacitors. Assume that  $V_T = 0.7\text{ V}$ .



4. Sketch the pull up network, and write the scaling values on the schematic for all transistors with respect to the inverter. What is the Boolean function of this complex CMOS logic gate?



5. Compute the leakage power consumption in a CMOS inverter that is used in a clock distribution network of a digital circuit using 90nm technology node. Assume that the  $V_{DD}$  is 1.2 V,  $I_{OFF(NMOS)}=12$  nA/ $\mu$ m, and  $I_{OFF(PMOS)}=26$  nA/ $\mu$ m,  $(W/L)_n= 650$ ,  $(W/L)_p= 950$ , and  $L=90$ nm.
6. Consider the following sequential circuit with 4 edge-triggered flip-flops and some logic gates. Assume that  $t_{SU} = 3$  ns,  $t_{hold} = 2$  ns, and  $t_{C2Q} = 1$  ns.
- Identify the path with the maximum delay (critical path) on the schematic.
  - What is the maximum operating frequency of this circuit?
  - Identify the path with minimum delay on the schematic.
  - Does this circuit violate the hold time constraint? Why?

