ECE 321 Page 1 of 3

Laboratory Goals

- Design and construct CMOS XOR and XNOR Gates using CMOS Transistors.
- □ Measure propagation delay of XOR Gate
- □ Measure propagation delay of XNOR Gate
- Compare a SPICE simulation to the measured output values

Pre-lab reading

- Course Textbook
- □ Analysis and Design of Digital Integrated Circuits published by McGraw-Hill, Copyright 2004.(Chapter 4)
- □ *CMOS Electronics, How it works, How it fails* published by Wiley-Interscience, Copyright 2004.
- P-Channel enhancement mode vertical D-MOS transistor published by Philips Semiconductor, Copyright 1995
- *N-Channel enhancement mode Field Effect Transistor* published by Fairchild Semiconductor, Copyright 1995

Equipment needed

- □ Lab notebook, pen
- □ Agilent 54622 Digital Oscilloscope
- □ 2 oscilloscope probes (attached to the oscilloscope)
- □ Agilent 33120A Function Generator
- □ 1 BNC/EZ Hook test lead
- □ ELVIS workstation

Parts needed

- Circuit breadboard
- □ Lab parts kit
- 6 P-MOS Transistors (BS250)
- □ 6 N-MOS Transistors (BS170 or 2N7000)
- □ Jumper wires

Lab safety concerns

- □ Make sure all circuit connections are correct, and no shorted wires exist.
- □ Adjust the signal generator to the proper level before connecting it to the circuit.
- **□** Transistors may be extremely hot after lab handle with care.

Page 2 of 3

1. Pre-Lab Inverter Design

- Draw schematics of the XOR and XNOR gates for layout purposes.
- Create the truth table for the XOR and XNOR Gates.

2. Circuit Construction and Signal Measurement

- Design the pulses using the waveform editor to operate between 0V and 5V with finite (nonzero) rise and fall times. The period of the second pulse should be twice of the first.
- Build the circuit for a 2-Input XOR Gate shown below.



Figure 1. 2-Input CMOS XOR Logic Gate Circuit

- Connect the Analog Outputs to the inputs of the circuit.
- □ Using the 8-channel oscilloscope, graph the 2 inputs and the output simultaneously.
- Using the Oscilloscope's Cursors measure and record the following: High to Low Propagation Delay (t_{PHL}) for each transition Low to High Propagation Delay (t_{PLH}) for each transition
- $\hfill\square$ Taking the averages of t_{PHL} and t_{PLH} calculate the propagation delay for the gate.

Page 3 of 3

Further Exploration

If time permits, build and analyze the XNOR Gate shown in Figures 2.



Figure 2. 2-Input CMOS XNOR Logic Gate Circuit

3. Analysis

- □ Write a summary report for this lab. Be sure to also include some applications for the circuits studied.
- □ Compare the propagation delay of the XOR and XNOR, with the propagation delay of the other CMOS gates seen in previous labs.
- □ Explain any difficulties you had with this lab. (Please include suggestions to improve the lab, if you have them).