SCMOS Layout Rule – Well

Rule	Description	Lambda				
Kule	Description	SCMOS	SUBM	DEEP		
1.1	Minimum width	10	12	12		
1.2	Minimum spacing between wells at different potential	g 1	18 ²	18		
1.3	Minimum spacing between wells at same potential	6 ³	6 ⁴	6		
1.4	Minimum spacing between wells of different type (if both are drawn)	0	0	O		


Exceptions for AMIS C30 0.35 micron process:

¹ Use lambda=16 for rule 1.2 only when using SCN4M or SCN4ME

² Use lambda=21 for rule 1.2 only when using SCN4M_SUBM or SCN4ME_SUBM

³ Use lambda=8 for rule 1.3 only when using SCN4M or SCN4ME

⁴ Use lambda=11 for rule 1.3 only when using SCN4M_SUBM or SCN4ME_SUBM




ECE520 – TSMC Design Rules

SCMOS Layout Rule – Active

Rule	Description	Lambda				
Kule	Description	SCMOS	SUBM	DEEP		
2.1	Minimum width	3 *	3 *	3		
2.2	Minimum spacing	3	3	3		
2.3	Source/drain active to well edge	5	6	6		
2.4	Substrate/well contact active to well edge	3	3	3		
2.5	Minimum spacing between non-abutting active of different implant. Abutting active ("split-active") is illustrated under <u>Select Layout Rules</u> .	4	4	4		

* Note: For analog and critical digital designs, MOSIS recommends the following minimum MOS channel widths (active under poly) for AMIS designs. Narrower devices, down to design rule minimum, will be functional, but their electrical characteristics will not scale, and their performance is not predictable from MOSIS SPICE parameters.

Process	Design Technology	Design Lambda (micrometers)	Minimum Width (lambda)
AMI_ABN	SCNA, SCNE	0.80	5
AMI_C5F/N	SCN3M, SCN3ME	0.35	9
AMI_C5F/N	SCN3M_SUBM, SCN3ME_SUBM	0.30	10




ECE520 – TSMC Design Rules

SCMOS Layout Rule – Poly

Rule	Description	Lambda					
	Description	SCMOS	SUBM	DEEP			
3.1	Minimum width	2	2	2			
3.2	Minimum spacing over field	2	3	3			
3.2.a	Minimum spacing over active	2	3	4			
3.3	Minimum gate extension of active	2	2	2.5			
3.4	Minimum active extension of poly	3	3	4			
3.5	Minimum field poly to active	1	1	1			






ECE520 – TSMC Design Rules

SCMOS Layout Rule – n+ Select

Rule	Decovintion	Lambda				
Kule	Description	SCMOS	SUBM	DEEP		
4.1	Minimum select spacing to channel of transistor to ensure adequate source/drain width	3	3	3		
4.2	Minimum select overlap of active	2	2	2		
4.3	Minimum select overlap of contact	1	1	1.5		
4.4	Minimum select width and spacing (Note: P-select and N-select may be coincident, but must <i>not</i> overlap) (not illustrated)	2	2 ¹	4		

Exception for AMIS C30 0.35 micron process:

¹ Use lambda=3 for rule 4.4 only when using SCN4M_SUBM or SCN4ME_SUBM




ECE520 – TSMC Design Rules

SCMOS Layout Rule – p+ Select

Rule	Description	Lambda				
Kule	Description	SCMOS	SUBM	DEEP		
4.1	Minimum select spacing to channel of transistor to ensure adequate source/drain width	3	3	3		
4.2	Minimum select overlap of active	2	2	2		
4.3	Minimum select overlap of contact	1	1	1.5		
4.4	Minimum select width and spacing (Note: P-select and N-select may be coincident, but must <i>not</i> overlap) (not illustrated)	2	2 ¹	4		

Exception for AMIS C30 0.35 micron process:

¹ Use lambda=3 for rule 4.4 only when using SCN4M_SUBM or SCN4ME_SUBM




ECE520 – TSMC Design Rules

SCMOS Layout Rule – Contact (Poly)

Alternative

Contact to Poly						Contact to Poly					
p.d.	Deservication	L	ambda		Lambda		Dula	Description	L	ambda	
Rule	Description	SCMOS	SUBM	DEEP	Rule	Description	SCMOS	SUBM	DEEP		
5.1	Exact contact size	2×2	2x2	2x2	5.2.b	Minimum poly overlap	1	1	1		
5.2	Minimum poly overlap	1.5	1.5	1.5	5.5.b	Minimum spacing to	4	5	5		
5.3	Minimum contact spacing	2	3	4	5.6.b	other poly Minimum spacing to	2	2	2		
	Minimum spacing to					active (one contact)					
5.4	gate of transistor	2	2	2	5.7.b	Minimum spacing to active (many contacts)	3	3	3		

Simple



ECE520 – TSMC Design Rules


SCMOS Layout Rule – Contact (Active)

	Alternative Contact to Active									
Bula	Rule Description				Rule		Lambda			
Kule	Description	SCMOS	SUBM	DEEP	Kule	Description	SCMOS	SUBM	DEEP	
6.1	Exact contact size	2x2	2x2	2x2	6.2.b	Minimum active overlap	1	1	1	
6.2	Minimum active overlap	1.5	1.5	1.5	6.5.b	Minimum spacing to	5	5	5	
6.3	Minimum contact spacing	2	3	4		diffusion active Minimum				
6.4	Minimum spacing to gate of	2	2	2	6.6.b	spacing to field poly (one contact)	2	2	2	
	transistor				6.7.b	Minimum spacing to field poly (many contacts)	3	3	3	
					6.8.b	Minimum spacing to poly contact	4	4	4	
6.1		A	6.2 .ctive			6.7.b	, 6.5.b	6.2.b]	<u>6.4</u>	Poly
Simple C	Contact to A	Poly Active				Alternativ	e Conta	act to	Activ	/e

ECE520 – TSMC Design Rules


SCMOS Layout Rule – Metal 1

Rule	Description	Lambda				
Kule	Description	SCMOS	SUBM	DEEP		
7.1	Minimum width	3	3	3		
7.2	Minimum spacing	2	3	3		
7.3	Minimum overlap of any contact	1	1	1		
7.4	Minimum spacing when either metal line is wider than 10 Iambda	4	6	6		



SCMOS Layout Rule – Via 1

		Lambda							
Rule	Description	2 Met	tal Proc	ess	3+ Metal Process				
		SCMOS	SUBM	DEEP	SCMOS	SUBM	DEEP		
8.1	Exact size	2 x 2	n/a	n/a	2 x 2	2 x 2	3 x 3		
8.2	Minimum via1 spacing	3	n/a	n/a	3	3	3		
8.3	Minimum overlap by metal1	1	n/a	n/a	1	1	1		
8.4	Minimum spacing to contact for technology codes mapped to processes that do not allow <u>stacked</u> <u>vias</u> (SCNA, SCNE, SCN3M, SCN3MLC)	2	n/a	n/a	2	2	n/a		
8.5	Minimum spacing to poly or active edge for technology codes mapped to processes that do not allow <u>stacked vias</u> (NOTE: list is not same as for 8.4)	2	n/a	n/a	2	2	n/a		



SCMOS Layout Rule – Metal 2

		Lambda							
Rule	Description	2 Met	al Proc	ess	3+ Metal Process				
		SCMOS	SUBM	DEEP	SCMOS	SUBM	DEEP		
9.1	Minimum width	3	n/a	n/a	3	3	3		
9.2	Minimum spacing	3	n/a	n/a	3	3	4		
9.3	Minimum overlap of via1	1	n/a	n/a	1	1	1		
9.4	Minimum spacing when either metal line is wider than 10 lambda	6	n/a	n/a	6	6	8		

