

University of New Mexico
Department of Electrical and Computer Engineering

ECE 520 - VLSI Design (spring 2007)


Final Exam

Name: _____


Date: May 9, 2007

Note: Only one 8½ inch by 11 inch page equation sheet, ruler, calculator, pencils, and pens are allowed.

1. (10 points) Consider the following CMOS pseudo logic circuits that are used to implement function F.
 - (a) What is the function F?
 - (b) Size the NMOS transistors in both circuits such that the fall time delay becomes equivalent to the standard CMOS inverter where $W_P=2W_N$?
 - (c) What criteria do you use to size PMOS transistor in these circuits?
 - (d) Indicate which circuit yields to the best performance if the input signal arrival times are **unknown**?
 - (e) With reference to your answer in part (d), would your choice change if signal A is the first arriving signal? Why or why not?




Circuit A




Circuit B


2. (15 points) The layout of a logic gate is shown below.
- Draw the transistor schematic.
 - What logic function does this perform?
 - This layout is not complete. What is missing in this layout?
 - What input vector (ABC) gives the worst case rise time delay? If the total load capacitance is $C_L = 100\text{fF}$, and $(W/L)_p = 5$ determine the worst case rise propagation delay, t_{pLH} . Assume that $V_{DD} = 2.5\text{V}$, $V_{Tp} = -0.4\text{V}$, and $K'_p = -50\mu\text{A}/\text{V}^2$. Ignore the body effect, channel length modulation, and intermediate node capacitances. Simplify the problem by assuming that transistors will stay in saturation region during the transition.
 - What input vector (ABC) gives the worst case leakage current when the output is in logic 1 (high)? If the drain current is $1\mu\text{A}$ for NMOS at $V_{GS} = V_{Tn}$ and $(W/L)_n = 2.5$ determine the worst case leakage current when output is high. Assume that $V_{DD} = 2.5\text{V}$, $V_{Tn} = 0.4\text{V}$, and $S = 80\text{mV}/\text{decade}$. Ignore the DIBL effect.




3. (15 points) Use the logical effort technique in the circuit below.
- (a) Find the minimum delay.
 - (b) Optimize gate size for minimum delay.
 - (c) Determine optimum transistor sizes for minimum delay.




4. (20 points) Consider the following sequential circuit with 3 edge-triggered flip-flops and logic blocks A, B, and C. Assume that $t_{SU} = 3ns$, $t_{hold} = 4ns$, and $t_{C2Q} = 2ns$.
- Identify all possible paths from Q to D of any flip-flop in this circuit. For logic block A, assume that the delay is the same for both inputs.
 - If $T_{Logic,A} = 3ns$, $T_{Logic,B} = 4ns$, and $T_{Logic,C} = 3ns$, identify the longest path delay.
 - What is the maximum clock frequency at which the circuit can operate correctly?
 - Does this circuit satisfy the hold time constraint? Why?
 - To improve the performance, the circuit has been optimized and the logic block delays have been reduced to $T_{Logic,A} = 1ns$, $T_{Logic,B} = 4ns$, and $T_{Logic,C} = 2ns$. Now identify the longest path delay.
 - What is the maximum clock frequency at which the circuit can operate correctly in this case?
 - Does the optimized circuit satisfy the hold time constraint? Why?



5. (20 points) Consider a resistive load SRAM cell schematic shown below, also known as 4 transistor SRAM cell.
- (a) Assume that node Q is in state 1. In order to write a 0 to node Q, bit line, BL, is lowered to 0 V. Determine the minimal size of transistor M_1 so that the cell just flips when this cell is selected. Assume that the switching threshold V_M of the resistive load inverter equals 0.6V. Also, assume that $V_{DD} = 2.5V$, $R_L = 100K\Omega$, $V_{Tn} = 0.4V$, and $K'_n = 100\mu A/V^2$. Ignore body effect.
- (b) Now assume that node Q is in state 0. In order to read the cell, both bit lines, BL and \overline{BL} , are pre-charged to V_{DD} . Determine the minimum size of transistor M_2 so that the cell does not flip during a read operation. Assume that $(W/L)_1 = 1.2$, which satisfies the constraint in part (a).



6. (5 points) Logic block F is characterized by the truth table shown below.
- (a) Assume that the switching activity at the inputs A, B, and C is 50%. What is the switching activity ($P_{0 \rightarrow 1} + P_{1 \rightarrow 0}$) of the output Z.
- (b) If the logic block A derive a load capacitance of $C_L = 1\text{PF}$, how much is the dynamic power consumption? Assume that $V_{DD} = 2.5\text{V}$ and switching frequency $f = 1\text{GHz}$.



A	B	C	Z
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

7. (5 points) Name three sources of clock skew and two sources of clock jitter. What techniques are used to reduce those sources of skew and jitter?

