

## Homework #10

## ECE 520 - VLSI Design (Spring 2026)

Ques 1:

a. Yes they do implement same logic function.

$$F = \overline{ABCD + E}$$

b.  $R_{OL}$  of both Circuits are Equal But  $R_{OH}$  is different.

In Circuit A: Transistor A, B, CD are affected by Body bias

In Circuit B: Transistor E only affected by Body bias

c. No. They are not equal.

Circuit B: It has lower output capacitance compared to Circuit A.  
So Circuit B is faster compared to Circuit A.

Ques 2:

a. The lowest output resistance is obtained when all inputs (A-E) are 1.

Both parallel path in NMOS gives equal R so,

$$R_{eq} = \frac{13}{2} \text{ k}\Omega = 6.5 \text{ k}\Omega.$$

b. The worst case output resistance of 13 k $\Omega$  is obtained when there are 2 series PMOS. So each PMOS has

$$R_{PMOS} = \frac{13}{2} = 6.5 \text{ k}\Omega.$$

For lowest output resistance during pull up, all PMOS are with input zero.

$$\therefore R_{eq} = \left(6.5 + \frac{6.5}{4}\right) \text{ k} = \underline{8.125 \text{ k}\Omega}$$

Ques. 3:-

# Both Circuits implement XOR function.

Circuit A is dual network - pull up and pull down network of each other.

# Non-dual Circuit B is still valid static logic as it gives the same logic output for inputs through low resistance path to  $V_{DD}$  or Ground.

# Circuit B is faster than Circuit A as it can share internal node and the capacitance is low for Circuit B. Moreover based on switching only one node is ~~connected~~ connected to output in B so it has low capacitance to discharge & hence faster.

Ques. 4:-

a.	A	B	out
	0	0	1
	0	1	0
	1	0	0
	1	1	1

The Circuit implement XOR

b. No, It will not.

If PMOS is removed, the output node will remain to "0"

when  $A = B = 0$  and that node will remain floating.


The PMOS device pulls up the output node high during high impedance state.

C.

Assume  $A=0$ ,  $B=1$

$M_1$ :  $V_{ds} < V_{gs} - V_t \Rightarrow$  Linear region.  
 (0.3) (2.1)

$M_2$ :  $V_{ds} > |V_{gs} - V_t| \rightarrow$  Saturation.  
 (2.2) (2.1)




$I_1 = I_2$

$\Rightarrow k_n' \left(\frac{W}{L}\right)_n \left[ (V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right] = \frac{k_p'}{2} \left(\frac{W}{L}\right)_p (V_{gs} - V_t)^2$

$\Rightarrow \left(\frac{W}{L}\right)_p = 3.98 \approx 4.$

Body Effect doesn't change the result since NMOS source is grounded and PMOS source is connected to  $V_{DD}$ .

Ques 5:- a.



Paths:

$A \rightarrow D$	$F \rightarrow N$
$B \rightarrow E$	$G \rightarrow N$
$C \rightarrow E$	$M \rightarrow N$

b.

Path AD: @ setup time:  $t_{cq} + t_{pd} + t_{su} + t_{buffer/skew}$   
 $= 20 + 0 + 10 + 20 = 50 \text{ ns.}$

~~@ hold time~~

Path BE: @ setup time:  $t_{cq} + t_{pd} + t_{su} + t_{buffer/skew}$   
 $= 20 + 40 + 10 + 20 = 90 \text{ ns.}$

Path CE: @ setup time:  $t_{cq} + t_{pd} + t_{su} + t_{buffer/skew}$   
 $= 20 + 40 + 10 + 20 = 90 \text{ ns.}$

Path FH: @ setup time:  $t_{cq} + t_{pd} + t_{su} + t_{buffer/skew}$   
 $= 20 + 50 + 10 + 20 = 100 \text{ ns.}$

Path GH: @ setup time:  $t_{cq} + t_{pd} + t_{su} + t_{buffer/skew}$   
 $= 20 + 50 + 10 + 20 = 100 \text{ ns.}$

Critical path.

and Path MN: @ setup time:  $t_{cq} + t_{pd} + t_{su} + t_{buffer/skew}$   
 $= 20 + 0 + 10 - 40 = -10 \text{ ns.}$

[∵ due to feedback Ans is opposite direction]

Critical path is path FH & GH as they are with the longest delay.

c. Maximum clock frequency is determined by critical path delay.

$$f_{max} = \frac{1}{T_{min}} = \frac{1}{100 \text{ ns}} = \underline{\underline{10 \text{ MHz}}}$$

d. Hold time Constraints —  $t_{cd} \Rightarrow$  Contamination delay.

$$t_{cd} \gg t_{hold} - t_{c-q} + t_{skew/Buffer}$$

For Path AD: @ Hold time ~~At~~  
(Shorted)

$$0 \gg 5 - 20 + 20$$

$$0 \gg 5 \leftarrow \text{false so hold time violation.}$$

Path BE: @ Hold time  $20 \gg 5 - 20 + 20$

$$\Rightarrow 20 \gg 5 \leftarrow \text{TRUE}$$

✓  
No violation

Path CE: @ Hold time  $20 \gg 5 - 20 + 20$

$$\Rightarrow 20 \gg 5 \leftarrow \text{TRUE}$$

✓  
No violation.

Path FH: @ Hold time  $10 \gg 5 - 20 + 20$

$$\Rightarrow 10 \gg 5 \leftarrow \text{TRUE}$$

✓  
No violation.

Path GH: @ Hold time  $10 \gg 5 - 20 + 20$

$$\Rightarrow 10 \gg 5 \leftarrow \text{TRUE}$$

✓  
No violation.


Path MN: @ Hold time  $0 \gg 5 - 20 + (-40)$  ← opposite flow of signal.  
Skew Negative

$$\Rightarrow 0 \gg -55 \leftarrow \text{TRUE}$$

✓  
No violation.

So the circuit violates hold time constraints due to Path AD. By inserting a delay path of 5ns we can overcome the hold violation of the design.

Ques. 6:-



$$t_{PLH} = t_{PHL} = 2.14 \text{ ns} = 0.69 \left[ (R_{out\_NOR} + 10k) * (100 + 10 + 20) * 10^{-15} \right. \\ \left. + (R_{out\_NOR} + 10k + 1k) * (10 + 20) * 10^{-15} \right. \\ \left. + (R_{out\_NOR} + 10k + 1k + 1k) * (30 * 10^{-15}) \right]$$

$$\Rightarrow R_{out\_NOR} \equiv 5.85 \text{ k}\Omega$$

for worst case:  $R_{N\_MOS\_NOR} \equiv 5.85 \text{ k}\Omega$

$$R_{P\_MOS\_NOR} = \frac{5.85 \text{ k}}{2} = 2.92 \text{ k}\Omega$$

$$\therefore R_{N\_MOS\_NOR} = 5.85 \text{ k} = \frac{V_{DD}/2}{0.69 * \frac{k_n'}{2} * (W/L)_n * (V_{DD} - V_{tn})^2}$$

$$\Rightarrow 5.85 * 1000 = \frac{0.6}{0.69 * 45 * 10^{-6} * (W/L)_n * (0.8)^2}$$

$$\therefore (W/L)_n = 5.161 \approx 6$$

$$R_{P\_MOS\_NOR} = 2.92 \text{ k} = \frac{V_{DD}/2}{0.69 * \frac{k_p'}{2} * (W/L)_p * (V_{DD} - |V_{tp}|)^2}$$

$$\Rightarrow 2920 = \frac{0.6}{0.69 * 25 * 10^{-6} * (W/L)_p * (0.7)^2}$$

$$\therefore (W/L)_p = 24.31 \approx 25$$

Ques 7:

$$Y = \overline{\overline{A} \overline{B}} + AB$$

$$= \overline{\overline{A} \overline{B}} \cdot \overline{AB}$$

$$= (\overline{\overline{A} \overline{B}}) \cdot (\overline{A} + \overline{B})$$

$$= (A + B) (\overline{A} + \overline{B})$$

$$= A\overline{A} + \overline{A}B + B\overline{B} + AB$$

$$= \overline{A}B + AB \quad [\because B\overline{B} = A\overline{A} = 0]$$

$$\overline{Y} = \overline{\overline{A} \overline{B} + AB}$$

$$\Rightarrow Y = \overline{A}B + AB$$

$\therefore$  Logic function is a Differential XOR gate.  $Y = A \oplus B$

Ques 8:-

Here, Logical effort,  $Q = (4/3) * (5/3) * (5/3) = 100/27$

Electrical effort,  $H = \frac{45}{8}$

Branching effort,  $B = 3 * 2 = 6$ .

$\therefore$  Path effort,  $F = G \cdot B \cdot H = \frac{100}{27} * \frac{45}{8} * 6 = 125$

$\therefore$  Best stage effort,  $f = (F)^{1/3} = 5$

Parasitic delay,  $P = 2 + 3 + 2 = 7$ .


$\therefore$  Delay,  $D = 3 * 5 + 7 = 22$  unit delay

Sizing :-  $\gamma = (45 * \frac{5}{3}) / 5 = 15$  ~~PMOS = 12~~ ~~NMOS = 3~~


$X = ((15 * 2) * \frac{5}{3}) / 5 = 10$  ~~PMOS = 7~~ ~~NMOS = 6~~

First stage: ~~PMOS = 8~~ ~~NMOS = 2~~ 8C0


Unit inverter:




Unit NAND2: (1x)



Unit NAND3: (1x)



Unit NOR2:



So, NAND 2 Sizing :-  $\frac{8C_0}{\frac{4C_0}{3}} = 6X$

NAND 3 Sizing :  $\frac{10C_0}{\frac{5C_0}{3}} = 6X$

and NOR 2 Sizing :  $\frac{15C_0}{\frac{5C_0}{3}} = 9X$

Ques. 9:

# YES, It can be improved as  $f_1 \neq f_2 \neq f_3$

for optimum design  $f_1 = f_2 = f_3$

# here  $F = f_1 * f_2 * f_3 = 648$

$\therefore$  Optimum/Best number of stage  $\Rightarrow n = \ln(F)$   
 $= \ln(648)$   
 $\cong 6.4$

If 6 stage,  $f = (648)^{1/6} = 2.94$   
 delay  $\cong 2.94 * 6 = 17.65$  unit.

If 7 stage,  $f = (648)^{1/7} = 2.52$   
 delay  $\cong 2.52 * 7 = 17.65$  unit.

# So, 6 stage is best  
 # Logic Restructuring to 6 stage.

Ques. 10:-

ADDRESS.		Active line	output.					
			MSB					LSB
A <sub>1</sub>	A <sub>0</sub>		Y <sub>5</sub>	Y <sub>4</sub>	Y <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Y <sub>0</sub>
0	0	L <sub>0</sub>	0	1	0	1	0	1
0	1	L <sub>1</sub>	0	1	1	0	0	1
1	0	L <sub>2</sub>	1	0	0	1	0	1
1	1	L <sub>3</sub>	1	0	1	0	1	0

