

Name: Answers

Date: Dec. 9, 2013

Note: Only two 8½ inch by 11 inch page equation sheet, calculator, pencils, and pens are allowed.

1. (10 points) Fill in the blank:


- If the CMRR of a CMOS opamp is 60dB and the differential gain is 10,000, then the common mode gain is **10**
- The 3-dB low frequency of an amplifier with three low frequency poles: 2Hz, 10Hz, and 15Hz, is approximately **27** Hz.
- The 3-dB high frequency of an amplifier with three poles: 2MHz, 250MHz, and 1GHz is approximately **1.98** MHz.
- The low frequency dominant pole in an amplifier is generally associated to the node with ... **lowest** ... (lowest/highest) resistance.
- The high frequency dominant pole in an amplifier is generally associated to the node with ... **highest** ... (lowest/highest) resistance.

2. (15 points) For the BiCMOS differential amplifier below let $V_{DD}=V_{SS}=3V$, $I=0.4mA$, $K_pW/L=6.4mA/V^2$, $|V_A|$ for PMOS is 10V, and $|V_A|$ for NPN transistors is 30V. Find G_m , R_o , and A_d .

$$G_m = 1.6 \text{ mA/V}$$

$$R_o = 37.5 \text{ k}\Omega$$

$$A_d = 60$$



3. (30 points) The following differential amplifier utilizes a resistor to the negative power supply to establish the bias current I.

- For $V_{B1}=V_{id}/2$ and $V_{B2}=-V_{id}/2$, where V_{id} is a small signal with zero average, find the magnitude of the differential gain, $|V_o/V_{id}|$.
- For $V_{B1}=V_{B2}=V_{icm}$, where V_{icm} has a zero average, find the magnitude of the common-mode gain, $|V_o/V_{icm}|$.
- Calculate CMRR.
- If $V_{B1}=0.1\sin 2\pi \times 60t + 0.005\sin 2\pi \times 1000t$ volts, and $V_{B2}=0.1\sin 2\pi \times 60t - 0.005\sin 2\pi \times 1000t$ volts, find V_o .


$$A_d = 20$$

$$A_{CM} = 2.3 \times 10^{-3}$$

$$CMRR = 78.8 \text{ dB}$$

$$V_o = 2.3 \times 10^{-4} \sin 2\pi 60t$$

$$+ 0.1 \sin 2\pi 1000t$$



4. (30 points) The following circuit is a three-stage amplifier in which the stages are directly coupled. The amplifier, however, utilizes bypass capacitors, and, as such, its frequency response falls off at low frequencies.

- Find the DC bias current in each of the three transistors. Also, find the DC voltage at the output. Assume $\beta=100$ and neglect Early effect.
- Find the input resistance and the output resistance.
- Select values for C_1 , C_2 , and C_3 to place each pole a decade apart from the other and to obtain a lower 3-dB frequency of 100Hz, while minimizing the total capacitance.

$$I_{C_1} \approx I_{C_2} \approx I_{C_3} \approx 1 \text{ mA}$$

$$U_o \approx 0 \text{ V}$$


$$R_{in} = 2.37 \text{ k}\Omega$$

$$R_{out} = 128.3 \text{ }\Omega$$

$$C_1 = 67.15 \text{ }\mu\text{F}$$

$$C_2 = 35.46 \text{ }\mu\text{F}$$

$$C_3 = 21.43 \text{ }\mu\text{F}$$



5. (15 points) Consider the diode configuration NPN below.

- Derive an expression for $Z_i(s)$ as a function of β , g_m , r_o , and C_{π} .
- Find the expression for the frequency of the pole in this circuit.
- Determine the high frequency bandwidth of this device when $\beta=100$, $g_m=40\text{mA/V}$, $r_o=10\text{K}\Omega$, and $C_{\pi}=1\text{pF}$.

$$Z_i(s) = \frac{1}{sC_{\pi}} \parallel \frac{\beta}{g_m} \parallel \frac{1}{g_m} \parallel r_o$$

$$f_p \approx \frac{1}{2\pi C_{\pi} \left(\frac{\beta}{g_m} \parallel \frac{1}{g_m} \parallel r_o \right)}$$

$$f_p \approx 6.44 \text{ GHz}$$

