


Lab Review and Questions

- $\gg \ll \mid \& \wedge ?$


Processor Architecture

- Y86-64 is NOT real! ;-)
- Serialized
 - Tutorial arch for class



Processor Architecture

- Virtualized state of the system



Processor Architecture

- Simplified Instruction Set

Byte	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq rA , rB	2	0	rA	rB						
irmovq V , rB	3	0	F	rB					V	
rmmovq rA , D(rB)	4	0	rA	rB					D	
rrmovq D(rB) , rA	5	0	rA	rB					D	
OPq rA , rB	6	fn	rA	rB						
jXX Dest	7	fn							Dest	
cmovXX rA , rB	2	fn	rA	rB						
call Dest	8	0							Dest	
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Processor Architecture

- Simplified Instruction Set

Operations

addq

6	0
---	---

subq

6	1
---	---

andq

6	2
---	---

xorq

6	3
---	---

Branches

jmp

7	0
---	---

 jne

7	4
---	---

jle

7	1
---	---

 jge

7	5
---	---

j1

7	2
---	---

 jg

7	6
---	---

je

7	3
---	---

Moves

rrmovq

2	0
---	---

 cmovne

2	4
---	---

cmovle

2	1
---	---

 cmovge

2	5
---	---

cmovl

2	2
---	---

 cmovg

2	6
---	---

cmove

2	3
---	---

Processor Architecture

- Simplified Register Layout

Number	Register name	Number	Register name
0	%rax	8	%r8
1	%rcx	9	%r9
2	%rdx	A	%r10
3	%rbx	B	%r11
4	%rsp	C	%r12
5	%rbp	D	%r13
6	%rsi	E	%r14
7	%rdi	F	No register

Y86-64 ASM

- Different Implementations

```
1  long sum(long *start, long count)
2  {
3      long sum = 0;
4      while (count) {
5          sum += *start;
6          start++;
7          count--;
8      }
9      return sum;
10 }
```

Y86-64 ASM

- Different Implementations

x86-64 code

```
    long sum(long *start, long count)
    start in %rdi, count in %rsi
1   sum:
2   movl    $0, %eax           sum = 0
3   jmp     .L2                Goto test
4   .L3:                        loop:
5   addq    (%rdi), %rax        Add *start to sum
6   addq    $8, %rdi           start++
7   subq    $1, %rsi           count--
8   .L2:                        test:
9   testq   %rsi, %rsi         Test sum
10  jne     .L3                If !=0, goto loop
11  rep; ret                   Return
```

```
1   long sum(long *start, long count)
2   {
3       long sum = 0;
4       while (count) {
5           sum += *start;
6           start++;
7           count--;
8       }
9       return sum;
10  }
```

Y86-64 ASM

- Different Implementations

Y86-64 code




```
    long sum(long *start, long count)
    start in %rdi, count in %rsi
1   sum:
2   irmovq $8,%r8          Constant 8
3   irmovq $1,%r9          Constant 1
4   xorq %rax,%rax         sum = 0
5   andq %rsi,%rsi         Set CC
6   jmp     test           Goto test
7   loop:
8   mrmovq (%rdi),%r10      Get *start
9   addq %r10,%rax         Add to sum
10  addq %r8,%rdi          start++
11  subq %r9,%rsi          count--. Set CC
12  test:
13  jne     loop           Stop when 0
14  ret                   Return
```

x86-64 code

```
    long sum(long *start, long count)
    start in %rdi, count in %rsi
1   sum:
2   movl    $0, %eax       sum = 0
3   jmp     .L2            Goto test
4   .L3:                  loop:
5   addq    (%rdi), %rax    Add *start to sum
6   addq    $8, %rdi       start++
7   subq    $1, %rsi       count--
8   .L2:                  test:
9   testq   %rsi, %rsi     Test sum
10  jne     .L3            If !=0, goto loop
11  rep; ret              Return
```

HCL


- Logical Translation of Circuits



HCL

- Boolean Logic Reappears
- Truth Table?

0	0	?
0	1	?
1	0	?
1	1	?




HCL Rules of Circuits

- Inputs can connect to initial input or output of another device.
- Outputs of two or more devices cannot be wired together.
- No connections can form a loop, acyclic graphs only please.


HCL: Multiplexor

- Multiplexor (MUX)
- Sample a/b depend on s
- Usually requires a clock
- $out = (s \ \&\& \ a) \ || \ (!s \ \&\& \ b)$



HCL: Multiplexor

- Multiplexor (MUX)
- Sample a/b depend on s
- Usually requires a clock
- $out = (s \ \&\& \ a) \ || \ (!s \ \&\& \ b)$



C vs HCL

- C statements are evaluated once
 - Think of the stream of instructions in a tape reader
- HCL is evaluated each clock cycle
 - Continuous
- Changing input will cause HCL to change output
 - C will not change unless re-executed.

Makefiles

- GNUMake
 - Let's hack together
 - Targets and dependencies
 - Clean and Phony