### Debouncing a Switch

#### A Design Example

# Background and Motivation

### When you throw a switch (button or two-pole switch)...

• It often bounces...



#### Another switch...



#### Yet Another...



#### Still Yet Another...



#### Causes

- Mechanical switch
  - Not an instant, once-only make-or-break
  - Spring loaded contacts literally bounce

# Source of Errors

- 20ns clock clock period is very short compared to bouncing...
- Downstream circuitry will see every bounce as an input change



#### **FSM-Based** Solution

# Solutions

- Single-output switch
  - Since all you see is bouncing value
    - timing-based solution can be employed
- There are other solutions but they require a different kind of switch

# Timing-Based Solution

 Only declare an input change after signal has been stable for at least 5ms



# **FSM** Solution

- Simple enough that an FSM might not be required
  - Easy to concoct a sequential circuit to do this with a counter and a single FF
- Let's do it with an FSM
  - If solution requires only a counter and a single FF, we will find that solution

### Draw a Timing Diagram



#### Draw a System Block Diagram



Very reminiscent of our car wash controller...

# The Design of the FSM

#### Draw a State Graph





#### Draw a State Graph



## An Improved State Graph



# Reduce FSM to Logic

NS = CS'•noisy•timerDone + CS•noisy + CS•noisy'•timerDone'

 $S_0 = CS'$   $S_1 = CS$  noisy = N timerDone = T



clrTimer = noisy'•CS' + noisy•CS

debounced = CS

noisy'/clrTimer

# Reduce FSM to Logic

NS = noisy•timerDone + CS•timerDone'

clrTimer = noisy'•CS' + noisy•CS

debounced = CS



This is smaller than one-hot implementation

In addition, the one-hot would require a reset input to get it to state SO

## noisy is an Asynchronous Input



- Signal noisy is asynchronous
  - No restrictions on pulse widths
- We will live with this possibility...

#### More on Asynchronous Input



<u>Classical asynch input handling problem:</u> 1. FSM may see noisy change and change state 2. Timer may not see clrTimer that results

Or, the other way around may occur...

Will this cause incorrect operation?

## Asynch Input Problem



### Design of the Timer

# **Timer Calculations**

- Assume system runs at 50MHz (20ns period)
- 5ms/20ns = 250,000
- An 18-bit counter will work...
- 2<sup>18</sup> is a bit longer than 250,000 (262,144)
  - But is close enough to 5ms for our purposes

#### Timer Structure

- 19 inputs: 18 CS bits + 1 clrTimer bit
  - Very, very large truth table
- A better structure is:
  - Register that selects between CS+1 and 0
    - This is the technique of Chapter 12 (registers)

#### Timer Structure



#### Improved Timer Structure



This is a simpler way to conditionally generate zeroes.

A synthesizer likely would have generated this from Verilog or VHDL code containing a MUX

# Building the +1 Circuit - Version #1







## Building the +1 Circuit - Version #2



# Building an 18-Bit AND



Synthesizers are good at building structures like this from lower-level building blocks. Just write an 18-bit AND in your Verilog or VHDL code...

If circuit has special structures for wide logic, synthesizer likely will use it (carry/cascade logic in an FPGA is an example)

### Debouncer Summary

- Structure is timer + FSM
- 2-state FSM makes NS logic trivial
- Asynchronous input makes it possible (but unlikely) to miss a glitch on input noisy
  - If desired, synchronize noisy with a FF
- Counter too large for conventional techniques
  Use MUX-register techniques of Chapter 12

- Use MUX+register techniques of Chapter 12

 NOTE: FSM technique resulted in FF+counter mentioned previously...