Safety

On the first day we met, we covered this electrical safety document.  For those who failed to attend, please read the document in order to be prepared for the laboratory environment.

Links to useful VHDL information:

• Standard
  

These are the boards we will be using.


Simulation
We will be using Logisim for our logic simulation tool. You can download it from SourceForge here